Pimpri Chinchwad Education Trust's PIMPRI CHINCHWAD COLLEGE OF ENGINEERING SECTOR NO. 26, PRADHIKARAN, NIGDI, PUNE 411044 An Autonomous Institute Approved by AICTE AND Affiliated to SPPU, Pune

# DEPARTMENT OF ELECTRONICS AND TELECOMMUNICATION ENGINEERING



**Curriculum Structure and Syllabus** 

of M. Tech. (E&TC)-VLSI and Embedded Systems (Course 2020)



**Effective from Academic Year 2023-24** (Updated with Minor Changes)

## VISION AND MISSION OF INSTITUTE

### **Institute Vision:**

To be one of the top 100 Engineering Institutes of India in coming five years by offering exemplarily Ethical, Sustainable and Value Added Quality Education through a matching ecosystem for building successful careers.

## **Institute Mission:**


1. Serving the needs of the society at large through establishment of a state-of-art Engineering Institute

2. Imparting right Attitude, Skills, Knowledge for self-sustenance through Quality Education

3. Creating globally competent and Sensible engineers, researchers and entrepreneurs with an ability to think and act independently in demanding situations

## **Quality Policy**

We at PCCOE are committed to impart Value Added Quality Education to satisfy the applicable requirements, needs and expectations of the Students and Stakeholders. We shall strive for academic excellence, professional competence and social commitment in fine blend with innovation and research. We shall achieve this by establishing and strengthening state-of- the-art Engineering and Management Institute through continual improvement in effective implementation of Quality Management System.



<b>INDEX:</b>
---------------

Sr. No.	Index	Page No.
1	Abbreviations	1
2	Curriculum Structure	2
3	List of Program Elective	4
4	Course syllabus of Semester -I	6
5	Course syllabus of Semester –II	32
6	Course syllabus of Semester -III	57
7	Course syllabus of Semester -IV	62
8	Annexure I: Audit Courses (Common to all)	65
9	Annexure II: Open Elective	73



Optimism Excellence

Since 1998

# **ABBREVIATIONS**

Abbreviations	Course Full Name
РСС	Professional Core Course
PEC	Professional Elective Course
OEC#	Open Elective Course
PROJ	Project, Mini / Minor Projects, Integrated Projects
SEM	Seminar
INTR	Internship
LS*	Life Skill
AUDIT*	Audit Course
MOOC	Massive Open Online Courses
h	Hours

Note : \* Indicates that these courses are at institute

level # The Course offered by the other

department

"Knowledge Brings Freedom"

Progress Credibility Confidence Optimism Excellence

## CURRICULUM STRUCTURE STRUCTUREFOR1<sup>ST</sup>YEARM.TECH(E&TC-VLSIANDEMBEDDEDSystems) SEMESTER –I

M.TechStru	cture	Sem-I	Teac	hing	Schem	e	Exami	nation	Scheme			
Course Code	Course Type	Course Name	L	Р	Н	CR	IE1	IE2	ЕТЕ	TW	OR	Total
MET1401	PCC	Research Methodology & IPR	3	-	3	3	20	30	50	-	-	100
MET1402	PCC	CMOS VLSI Design	3	-	3	3	20	30	50	-	-	100
MET1403	PCC	Embedded System Design	3	-	3	3	20	30	50	-	-	100
<b>MET 1404</b>	PCC	Professional Core Lab-I	-	2	2	1	-	-	-	50	50	100
MET 1501	PEC	Professional Elective-I	3	4	3	3	20	30	50	-	-	100
MET 1502	PEC	Professional Elective-II	3	-	3	3	20	30	50	-	-	100
MET1503	PEC	Professional Elective Lab-I	-	2	2	1	00	<u>_</u>	-	50	50	100
**	OEC	Open Elective-I	2	-	2	2	20	-	30	-	-	50
MET1405	РСС	Skill Development Lab – I (Software Skill)	-	2	2	1	-	-	-	50	-	50
M_1961	Audit	Audit Course – I	1	-	1	-	-	-	-	-	-	-
		Total	18	6	24	20	120	150	280	150	100	800

## STRUCTUREFOR1<sup>ST</sup>YEARM.TECH(E&TC-VLSIANDEMBEDDEDSYSTEMS) SEMESTER –II

			<b>DL</b> IV	ILD.			and the second se					
M.TechStru	icture	Sem-II	Teac	-	Scheme							
Course Code	Course Type	Course Name Knowle	dge	Bri	ngs	Free	dom.	IE2	ЕТЕ	TW	OR	Total
MET2406	PCC	Advanced CMOS Design	3	-	3	3	20	30				
MET2407	PCC	Embedded System Programming and Real time OS	3	an-C	3	3	20	30	50	-	-	100
<b>MET2408</b>	PCC	Professional Core Lab-II	-	2	2	1	-	-		•		
MET2504	PEC	Professional Elective-III	3	-	3	3	20	30	50	-	-	100
MET2506	PEC	Professional Elective Lab –II	-	2	2	1	-	-	-	50	50	100
MET2701	PROJ	Integrated Mini-Project	-	6	6	3	-	50	-		50	100
M_2962	Audit	Audit Course –II	1	-	1	-	-	-	-	-	-	-
									<u> </u>			

M.Tech (E&TC-VLSI and Embedded System), PCCOE, Pune

Page 2

			SI	EMES	TER	-III						
M.TechStr	ructure	Sem – III	TI	EACH	IING	SCHI	EME	EX	XAMINA SCHE			
Course Code	Course Type	Courses	L	Р	Н	CR	IE-1	IE-2	ЕТЕ	TW	OR	TOTAL
MET3702	PROJ	Dissertation Phase - I [Company/ In-house project]	-	20	20	10	-	-	-	100	100	200
MET3703	SEM	Seminar	-	04	04	02	-	-	-	50	50	100
MET3801	INTR	Internship [Company/ In-house project] /	-	04	04	02	-	-	-	100	-	100
				C	OR							
MET3981	MOOC	MOOC's / Entrepreneurship	-	04	04	02		° or	<u>-</u>	100	-	100
		Total	-	28	28	14	-	-	-	250	150	400

## STRUCTUREFORII<sup>ND</sup>YEARM.TECH(E&TC-VLSIANDEMBEDDEDSYSTEMS) SEMESTER-III

\*Internship: -It may be in summer/winter vacation or within semester at least for three months, evaluation after fourth semester

#### SEMESTER-IV

M.Tech S	Structure	Sem –IV	]	TEAC SCH	-		EX	XAMINA	TION S	SCHEN	ИE	
Course Code	Course Type	Courses	L	Р	Н	CR	IE-1	IE-2	ЕТЕ	TW	OR	TOTAL
MET4704	PROJ	Dissertation Phase - II [Company/ In-house project]	ss C plin	24	24	12	olidan se	-	-	200	200	400
MET4982	MOOC	MOOC's	-	4	4	2	-	-	-	100	-	100
		Total	-	28	28	14	-	-	-	300	200	500

Abbr: Course Abbreviation; L- Lecture; P- Practical; H- Hours; CR- Credits; IE-1 – Internal Evaluation-1; IE-2 – Internal Evaluation-2; ETE – End Term Examination; TW – Term Work; OR – Oral Exam

\*\* Course code of the selected open elective by student

## LIST OF PROGRAM ELECTIVE

	Elective-I		Elective-II
MET1501A	Advanced Signal Processing and Processor Design	MET1502A	System on Chip (HW-SW Co- design)
MET1501B	Microelectronic Devices and Modeling	MET1502B	Embedded Processor Architecture and Design
MET1501C	CAD Algorithms for VLSI Design	MET1502C	System Design with Embedded Linux
MET1501D	Embedded Networking	MET1502D	Embedded System Applications
MET1501E	Advanced Devices and modeling for VLSI		
	1.0		- On

	Elective-III		Elective-IV
MET2504A	Reconfigurable Computing	MET2505A	Embedded System for Automotive Applications
MET2504B	IOT in Embedded systems	MET2505B	Embedded Systems in Biomedical Applications
MET2504C	ASIC Design	MET2505C	VLSI Testing and Design for Testability
MET2504D	Hardware and Software Co-design	MET2505D	System Verilog for Verification

## Progress Credibility Confidence

**Optimism Excellence** 

# Syllabus of F.Y.M.Tech Courses (Approved by E&TC BOS) (Course 2020)

# Course Syllabus Semester-I

Program	: M. Tech. (E&	&TC)-VLSI and E	mbedded Systems		Semester: I	
Course	<b>Research Methodolo</b>	ogy and IPR			Code: MET140	)1
	Teaching Scheme/ We	ek		Evalua	ation Scheme	
Lecture	Hours	Credit	IE 1	IE 2	ETE	Total
3	3	3	20	30	50	100
Prior kno	wledge of of before and seminars in under	σraduate <b>Is Essenti</b>	al			
1. T 2. T 3. T 4. T 5. T 6. T 00 After learr 1. D 2. E 3. A 4. D	ojectives: o select and define appropr o understand statistical tech o make predictions and dec o understand the mathemat o learn the various steps in o introduce fundamental a <b>atcomes:</b> ing the course, the students befine a research problem an xamine data using differe ample data. nalyze numerical data, usin vevelop a mathematical mod Vrite a research paper and p	nniques for the spect cisions for the data ical modeling and research writing an spects of Intellectu s should be able to: nd use appropriate nt hypothesis test ng standard procedu del and analyze the	cific perspective dat set using open-sour its predicting capab ad publication proce al property Rights research methodolo s and make conclu ures of probability t	a in an appr ce software. lity. ess gy sions abou neory to pre	t acceptance or	rejection of
	Vrite a concept note and pre-				23	
De	tailed Syllabus:				8 8	<b>D</b> (1
	Description				1	Duratio (Hrs)
1.	Research Problem and Re	search Design			6	
C R D o	bjectives, Motivation, Typ esearch Methods versus M refinition and Feasibility st f Hypothesis, Characteristic	es of Research, Re ethodology, Criteri udy of research pr	a of Good Research oblem, Sources of	esearch pro	blem, Meaning	6
&	need of research design	Deserver	Latit Carl	dance		
M It	<b>pplied Statistics</b> Ieasures of Variability: Stan Iferential Statistics: Statistics est, ANOVA (Analysis of v	ical Significance (			e	8
-	robability					
S D	ampling, Types of Samp istribution, Normal Distrib laking for the data set using	oution, Case Study:	Develop a model f			8
4. N	Iathematical Modeling an	d prediction of pe	erformance			
T co so	ypes of Modeling, Types omputer model to predict p cale modeling and verifyin and asymptotic analysis, Ser	of solutions to performance of exp og performance of exp	mathematical mode erimental system, V	alidation o	f results, Multi-	8
R	Research Report writing a esearch Report: Dissemina ifferent steps and precaution	tion of research fir				5

	referencing.	
	Publishing Research work: Selection of suitable journal for publishing research work, Open access Vs Subscription Journals, Identifying indexing of selected journals, Impact factor of the journal, structure of research paper, Check for plagiarism of the article, Research paper submission and review process.	
6.	Intellectual property Rights	
	Definition of IPR, Classification of IP, Patentable and non-patentable inventions, statutory exceptions, Persons entitled to apply for patents.	8
	Prior Art Search, Patentability Criteria, Patent Filing Procedure, Forms and Fees, Case Study of Patent, Copyright.	
	of Fatent, Copyright.	
	Total	45
		45
1.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi	
2.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2nd Edition.,2010.	
2. 3.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi         Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2nd Edition.,2010.         Ramakrishna B and Anil Kumar H S., Fundamentals of IPR, Notion Press, 2016	
2.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi         Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2nd Edition.,2010.         Ramakrishna B and Anil Kumar H S., Fundamentals of IPR, Notion Press, 2016	
2. 3. 4.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2nd Edition.,2010. Ramakrishna B and Anil Kumar H S., Fundamentals of IPR, Notion Press, 2016         Virendra Kumar Ahuja, IPR in India, LexisNexis Butterworths Wadhwa Nagpur, 2017         Reference Books:	tion, 1985
2. 3.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi         Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2nd Edition.,2010.         Ramakrishna B and Anil Kumar H S., Fundamentals of IPR, Notion Press, 2016         Virendra Kumar Ahuja, IPR in India, LexisNexis Butterworths Wadhwa Nagpur, 2017         Reference Books:	tion, 1985
2. 3. 4.	Total         Textbooks:         C. R. Kothari,Research Methodology: Methods and Techniques, New Age International, 2 <sup>nd</sup> Edi         Ranjit Kumar, Research Methodology: A Step-by-Step Guide for Beginners, 2nd Edition.,2010.         Ramakrishna B and Anil Kumar H S., Fundamentals of IPR, Notion Press, 2016         Virendra Kumar Ahuja, IPR in India, LexisNexis Butterworths Wadhwa Nagpur, 2017         Reference Books:         Stuart Melville and Wayne Goddard, — Research methodology: An Introduction for Science & E students  Juta Education, 1996	tion, 1985



Progress Credibility Confidence Optimism Excellence

Course:			edded Systems)		Semest		
		LSI Design			Code:	MET140	2
	Teachi	ng Scheme			Evaluation	Scheme	
Lectur	e Credit	Hours	IE1	IE2	ETE	Tot	al
3	3	3	20	30	50	10	0
Prior kı	nowledge of						
	Basic understandi	ing of MOSFE	Ts is Essential.				
Objecti			(OG T 1 1	1	C		
	Explain the fundation		•••	-	erformance para	neters.	
2.	Explore the techn	1 0	0 0	•			
3.	Describe design c	-	-	• •			
	es: After learning						
	. To understand ba				fforta		
	. To estimate the d . To compare com					transistor logic	
	. To prepare the la						•
	. To analyse seque					, 01100	
	. To understand de				emory subsyste	ms	
Detailed	lSyllabus:	1.0.		N	100		
Unit	Description 🧹						Duration
1					·		(Hrs)
1.				Electrical Propert oltage Vth, MOS			
				nceModel,Techno			0
				sfer Characteristic			8
	Latch up in CMC				is and third join	unio Dosigni,	
2.			stower Statis	and the second s	4	4:	
Ζ.				ynamic and shor n, fan out and dep			
				n, ran out and uop	ciluciteites. Dell	y Lounation.	
	RC Delay Mode	els. Linear Del	av Model, Logi				8
				cal Effort, Parasit n Multistage Logic	tic Delay. Logi		8
3	Transistor Sizing	g: Delayin a Lo	gic Gate, Delayi	cal Effort, Parasit n Multistage Logic	tic Delay. Logic c Networks.	cal Effort and	8
3.	Transistor Sizing	g: Delayin a Lo : Static CM	gic Gate, Delayi OS Logic: Inv	cal Effort, Parasit n Multistage Logic erter, NAND Ga	tic Delay. Logic Networks.	cal Effort and	-
3.	Transistor Sizing Logic Design-I Combinational	: Delayin a Lo : Static CM logic, Multip	gic Gate, Delayi OS Logic: Inv lexers, decoder	cal Effort, Parasit n Multistage Logic erter, NAND Ga s, Compound G	tic Delay. Logic c Networks. ate, NOR Gate ates, Pass Tr	cal Effort and e, Design of ansistors and	8
3.	Transistor Sizing Logic Design-I Combinational Transmission	: Delayin a Lo : Static CMC logic, Multip Gates,	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate,	cal Effort, Parasit n Multistage Logic erter, NAND Ga	tic Delay. Logic c Networks. htte, NOR Gate dates, Pass Tr m and	cal Effort and e, Design of ansistors and Layout	-
3.	Transistor Sizing Logic Design-I Combinational Transmission	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi	cal Effort, Parasit n Multistage Logic erter, NAND Ga s, Compound G StickDiagra	tic Delay. Logic c Networks. htte, NOR Gate dates, Pass Tr m and	cal Effort and e, Design of ansistors and Layout	-
3.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design –	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforcc ques, Design E	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples	cal Effort, Parasii n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc	tic Delay. Logic c Networks. hte, NOR Gatu tates, Pass Tr m and hip;Hazards,sou	cal Effort and e, Design of ansistors and Layout prcesand	-
	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – Timing Metrics	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design E II for Sequential (	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe	tic Delay. Logic c Networks. hte, NOR Gate tates, Pass Tr m and hip;Hazards,sou	cal Effort and c, Design of ansistors and Layout arcesand nsmission-	8
	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design F II for Sequential C e-triggered Reg	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Register gisters, Sense-Amp	tic Delay. Logic c Networks. hte, NOR Gate tates, Pass Tr m and hip;Hazards,sou	cal Effort and c, Design of ansistors and Layout arcesand nsmission-	-
4.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design F II for Sequential ( e-triggered Reg nd solutions; D	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples	cal Effort, Parasii n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp	tic Delay. Logic c Networks. hte, NOR Gaturates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Reg	cal Effort and e, Design of ansistors and Layout rrcesand nsmission- gisters, Meta-	8
	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design F II for Sequential ( e-triggered Reg nd solutions; D	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Register gisters, Sense-Amp	tic Delay. Logic c Networks. hte, NOR Gaturates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Reg	cal Effort and e, Design of ansistors and Layout rrcesand nsmission- gisters, Meta-	8
4.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design F I for Sequential C e-triggered Reg nd solutions; D stems: Adders, I	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp parators,ParityGer	tic Delay. Logic c Networks. hte, NOR Gatu ates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra olifier Based Reg	cal Effort and e, Design of ansistors and Layout rrcesand nsmission- gisters, Meta- sandCounters	8 8 7
4.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design F I for Sequential C e-triggered Reg nd solutions; D stems: Adders, I	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com	cal Effort, Parasii n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp	tic Delay. Logic c Networks. hte, NOR Gatu ates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra olifier Based Reg	cal Effort and e, Design of ansistors and Layout rrcesand nsmission- gisters, Meta- sandCounters	8
4.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – Timing Metrics f Gate Based Edge stability issues an DatapathSubsys	: Delayin a Lo : Static CMC logic, Multip Gates, lculationsforce ques, Design F I for Sequential C e-triggered Reg nd solutions; D stems: Adders, I	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp parators,ParityGer	tic Delay. Logic c Networks. hte, NOR Gatu ates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra olifier Based Reg	cal Effort and e, Design of ansistors and Layout rrcesand nsmission- gisters, Meta- sandCounters	8 8 7
4. 5. 6. Fext Bo	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys Memory / Array CAM Total oks:	<ul> <li>c: Delayin a Lo</li> <li>c: Static CM0</li> <li>logic, Multip Gates,</li> <li>dculationsforce</li> <li>ques, Design E</li> <li>for Sequential C</li> <li>e-triggered Reg</li> <li>nd solutions; D</li> <li>stems: Adders,I</li> <li>y Subsystems:</li> </ul>	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com Introduction to	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp parators,ParityGer SRAM, DRAM, R	tic Delay. Logic c Networks. hte, NOR Gate tates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Rep terators,Register OM, Serial acce	cal Effort and e, Design of ansistors and Layout ircesand nsmission- gisters, Meta- sandCounters ss memories;	8 8 7 6 45
4. 5. 6. Text Bo 1.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys Memory / Array CAM Total oks: NeilH. Weste, Dav	<ul> <li>c: Delayin a Lo</li> <li>c: Static CM0</li> <li>logic, Multip Gates,</li> <li>dculationsforce</li> <li>ques, Design E</li> <li>for Sequential C</li> <li>e-triggered Reg</li> <li>nd solutions; D</li> <li>stems: Adders,I</li> <li>y Subsystems:</li> </ul>	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com Introduction to	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp parators,ParityGer SRAM, DRAM, R	tic Delay. Logic c Networks. hte, NOR Gate tates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Rep terators,Register OM, Serial acce	cal Effort and e, Design of ansistors and Layout ircesand nsmission- gisters, Meta- sandCounters ss memories;	8 8 7 6 45
4. 5. 6. Text Bo 1.1	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys Memory / Array CAM Total oks: NeilH. Weste, Day Publication.	2: Delayin a Lo : Static CMO logic, Multip Gates, lculationsforce ques, Design F I for Sequential O e-triggered Reg nd solutions; D stems: Adders,I y Subsystems: rid Money,- CM	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com Introduction to	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Register gisters, Sense-Amp parators,ParityGer SRAM, DRAM, R	tic Delay. Logic c Networks. htte, NOR Gatu tates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Reg errators,Register OM, Serial acce	cal Effort and c, Design of ansistors and Layout rrcesand nsmission- gisters, Meta- sandCounters ss memories; grdEdition Pearso	8 8 7 6 45 00
4. 5. 6. <b>Text Bo</b> 1. 1 2.	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys Memory / Array CAM Total oks: NeilH. Weste, Dav Publication. M.Rabaey, A.Cha	c: Delayin a Lo : Static CMO logic, Multip Gates, lculationsforce ques, Design F for Sequential O e-triggered Reg nd solutions; D stems: Adders,I y Subsystems: rid Money,- CM	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com Introduction to	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Register gisters, Sense-Amp parators,ParityGer SRAM, DRAM, R	tic Delay. Logic c Networks. htte, NOR Gatu tates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Reg errators,Register OM, Serial acce	cal Effort and c, Design of ansistors and Layout rrcesand nsmission- gisters, Meta- sandCounters ss memories; grdEdition Pearso	8 8 7 6 45 on
4. 5. 6. Text Bo 1. 1 2. Referen	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsyst Memory / Array CAM Total oks: NeilH. Weste, Dav Publication. M.Rabaey, A.Cha ce Books:	2: Delayin a Lo 2: Static CMC logic, Multip Gates, lculationsforce ques, Design F I for Sequential C e-triggered Reg nd solutions; D stems: Adders,I y Subsystems: rid Money,- CM andrakasanand	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com Introduction to MOS VLSI Desig B.Nikolic, Digit	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp parators,ParityGen SRAM, DRAM, R	tic Delay. Logic c Networks. hte, NOR Gate dates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Rep terators,Register OM, Serial acce emPerspective", htts: A Design Perspective	cal Effort and e, Design of ansistors and Layout urcesand nsmission- gisters, Meta- sandCounters ss memories; grdEdition Pearso erspective, Pears	8 8 7 6 45 on son.
4. 5. 6. Text Bo 1. 1 2. Referen	Transistor Sizing Logic Design-I Combinational Transmission Design,Designca mitigation techni Logic Design – I Timing Metrics f Gate Based Edge stability issues an DatapathSubsys Memory / Array CAM Total oks: NeilH. Weste, Dav Publication. M.Rabaey, A.Cha	2: Delayin a Lo 2: Static CMC logic, Multip Gates, lculationsforce ques, Design F I for Sequential C e-triggered Reg nd solutions; D stems: Adders,I y Subsystems: rid Money,- CM andrakasanand	gic Gate, Delayi OS Logic: Inv lexers, decoder Tristate, ombinationallogi Examples Circuits, Static L sisters, Pulse Reg esign Examples Multipliers,Com Introduction to MOS VLSI Desig B.Nikolic, Digit	cal Effort, Parasi n Multistage Logic erter, NAND Ga s, Compound G StickDiagra candactiveareaonc atchesand Registe gisters, Sense-Amp parators,ParityGen SRAM, DRAM, R	tic Delay. Logic c Networks. hte, NOR Gate dates, Pass Tr m and hip;Hazards,sou rs, Dynamic Tra plifier Based Rep terators,Register OM, Serial acce emPerspective", htts: A Design Perspective	cal Effort and e, Design of ansistors and Layout urcesand nsmission- gisters, Meta- sandCounters ss memories; grdEdition Pearso erspective, Pears	8 8 7 6 45 on son.

		TC)-VLSI and Embe	edded Systems		Semester		
Course					Code :		Г1403
	Teaching Scl	neme		Eva	luation Sch	eme	
Lectur	e Hours	Credit	IEI	IEII	ЕТЕ	Tot	al
3	3	3	20	30	50	10	0
	nowledge of						
	crocontroller Application	ons and Advanced Mic	croprocessors Is Es	sential.			
Objecti	ves :						
1.	To explain need and	application of ARM M	Aicroprocessors in	embedded	system.		
2.	To introduce of bas	ics of the architecture	of ARM series mic	roprocesso	or		
3.	To explore architect	ure and features of typ	ical ARM7& ARM	Cortex Pr	rocessors.		
4.	To improve the skill	s related interfacing of	real world input a	nd output d	levices and o	embedded com	munication
	systems.						
Outcon	nes:	inch	W.C.S.	-011e			
After lea	arning the course the st	udents should be able	to:				
1.	Apply knowledge ab	out the basic functions	of embedded syste	ems.			
2.	Understand evolution	n of ARM from ARM7	7 to ARM11.				
3.	Interface the advance	ed peripherals to ARM	based microcontro	ller			
4.	Design real time app	lications using ARM C	Cortex and peripher	als.			
5.	Apply knowledge to	define attributes of fur	nctional units of ser	ial protoco	ol for interfa	cing.	
6.	Evaluate case studies	s to explore design par	ameters and its sele	ection in er	nbedded app	olications.	
Detaile	l Syllabus:			-			
Unit							
	Description						
1.	Description	nbedded Systems In	troduction to Em	bedded S	vstems, Arc	hitecture of	<b>Duration</b> (Hrs)
1.	Introduction to Er	nbedded Systems In Design Methodology.					
1.	Introduction to Er Embedded System,	<mark>nbedded Systems In</mark> Design Methodology.					
1.	Introduction to Er Embedded System, System On chip.	Design Methodology,	, Design Metrics,	General	Purpose Pro	ocessor, and	(Hrs)
1.	Introduction to Er Embedded System, System On chip. Embedded system d	Design Methodology, esign and development	, Design Metrics, nt: Embedded syst	General em design,	Purpose Pro	ocessor, and Models,	(Hrs)
1.	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th	Design Methodology. esign and development e design process, Req	, Design Metrics, nt: Embedded syst	General em design,	Purpose Pro	ocessor, and Models,	(Hrs)
	Introduction to En Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo	Design Methodology, esign and development e design process, Req pment tools.	, Design Metrics, nt: Embedded syst	General em design,	Purpose Pro	ocessor, and Models,	(Hrs)
1.       2.	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM	Design Methodology. esign and development e design process, Req pment tools. M11 Processors	, Design Metrics, nt: Embedded syst uirement identifica	General em design, tion, Forn	Purpose Pro	ocessor, and Models, requirements	(Hrs) 8
	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM Introduction to ARM	Design Methodology, esign and development e design process, Req pment tools. M11 Processors processors and its ver	, Design Metrics, nt: Embedded syst uirement identifica sions, ARM7, ARM	General em design, tion, Forn 49 & ARM	Purpose Pro	ocessor, and Models, requirements , advantages	(Hrs)
	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM Introduction to ARM & suitability in en	Design Methodology, esign and development e design process, Req pment tools. M11 Processors processors and its ver abedded application,	, Design Metrics, nt: Embedded syst uirement identifica sions, ARM7, ARM registers, CPSR,	General em design, tion, Forn 49 & ARN SPSR, A	Purpose Pro , Life-Cycle nulation of 1 //// features .RM and F	ocessor, and Models, requirements , advantages	(Hrs) 8
2.	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM Introduction to ARM & suitability in en philosophy, ARM7 d	Design Methodology, esign and development e design process, Req pment tools. M11 Processors processors and its ver abedded application, ata flow model, progra	, Design Metrics, nt: Embedded syst uirement identifica sions, ARM7, ARM registers, CPSR,	General em design, tion, Forn 49 & ARN SPSR, A	Purpose Pro , Life-Cycle nulation of 1 //// features .RM and F	ocessor, and Models, requirements , advantages	(Hrs) 8
	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM Introduction to ARM & suitability in en philosophy, ARM7 d ARM7 Based Micro	Design Methodology. esign and development e design process, Req pment tools. M11 Processors processors and its ver abedded application, ata flow model, progra controller	, Design Metrics, nt: Embedded syst uirement identifica sions, ARM7, ARM registers, CPSR, ummers model, mod	General em design, tion, Forn /19 & ARN SPSR, A des of oper	Purpose Pro , Life-Cycle nulation of 1 //// features .RM and F rations	ocessor, and Models, requirements , advantages RISC design	(Hrs) 8 6
2.	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM httroduction to ARM & suitability in en philosophy, ARM7 d ARM7 Based Microo	Design Methodology, esign and development e design process, Req pment tools. M11 Processors processors and its ver abedded application, ata flow model, progra controller processors entroller	, Design Metrics, nt: Embedded syst uirement identifica sions, ARM7, ARM registers, CPSR, ummers model, model eatures, Architectur	General em design, tion, Forn A9 & ARN SPSR, A des of oper e (Block I	Purpose Pro , Life-Cycle nulation of 1 //11 features .RM and F rations Diagram and	Decessor, and Models, requirements , advantages RISC design Its	(Hrs) 8
2.	Introduction to Er Embedded System, System On chip. Embedded system d Problem solving, Th specification. Develo ARM7, ARM9, ARM Introduction to ARM & suitability in en philosophy, ARM7 d ARM7 Based Microo ARM7 Based Microo Description), System	Design Methodology. esign and development e design process, Req pment tools. M11 Processors processors and its ver abedded application, ata flow model, progra controller	, Design Metrics, nt: Embedded syst uirement identifica sions, ARM7, ARM registers, CPSR, ummers model, mod eatures, Architectur and VPB divider),	General em design, tion, Forn A9 & ARN SPSR, A des of open e (Block I Memory M	Purpose Pro , Life-Cycle nulation of 1 //11 features .RM and F rations Diagram and	Decessor, and Models, requirements , advantages RISC design Its	(Hrs) 8 6

Depa	artment of Electronics and Telecommunication Engineering	
4.	Embedded Serial Communication:	
	Study of basic communication protocols like SPI, SCI (RS232, RS485), I2C, 10 CAN, USB	8
	(v2.0), Bluetooth, Zig-Bee, Wireless sensor network	
5.	Advanced embedded architectures (Cortex-M3/M4)	
	Introduction to ARM CORTEX series, Design Philosophy, processors series, versions, features	9
	and applications. CMSIS standard for ARM Cortex. Survey of CORTEX M3/M4 based	
	controllers. ARM-CM3 Based Microcontroller LPC1768: Features, Architecture (Block Diagram	
	&its description), System Control, Clock & Power Control, GPIO, Pin Connect Block,	
	interfacing with RGB LED, Seven Segment, TFT Display, MOTOR control using PWM.	
6.	Embedded System Design Case Studies Automated Meter Reading Systems (AMR), Digital Camera, Multimedia System, Electronic	6
	Control Unit (ECU) of Car and Medical Instrumentation.	U
	Total	45
Text Bo	ooks:	
1.	David E. Simon, —An Embedded Software Primerl, Perason Education, 2003.	
2.	Frank Vahid and Tony Givargis, -Embedded System Design: A Unified Hardware/Software Introduc	ction∥,
	Wiley Publication, 2006.	
	nce Books:	
1.	Noergaard Tammy, -Embedded Systems Architecture, Elsevier Publication, 2005.	
2.	Shibu, Introduction to Embedded Systems, Tata McGraw-Hill, 2016 Rajkamal, Embedded Systems: Architecture, Programming and Design, Tata McGraw-Hill Education	2008
3.		

4. Joseph Yiu, The Definitive Guide to the ARM Cortex-M3. Newnes, 2007.

"Knowledge Brings Freedom"

Progress Credibility Confidence

Optimism Excellence

Since 1999

Professional Co Teaching Schem Hours				de : I tion Scheme	MET 1404
	ne		Evalua	tion Schomo	
Hours			2,000	uon Scheme	
	Credit	TW	PR	OR	Tota
2	1	50		50	50
	ack End Tools basi	cs, C Language b	oasics and Interfa	acing basics <b>Is Ess</b>	ential
b learn Hardware and b design Embedded S b learn ARM 7 archite	Software design to ystems for real time ecture and its progr	ools e application amming concept			
sign basic logic circu terface the advanced	its using CMO Stee peripherals to ARM	chnology I based microcor	troller		
:	(n)		1	00	
	conducted are 8 ex	xperiments of 30	) hours	Ser 1	
yllabus:	12000			18	
	Part A: CM		n (ANY		
Description				152 61	
1F				/ mr / G	
of load capacitance, j	propagation delay,	power dissipation	n, foundry etc. A	Also observe the in	npact of
			d prepare layout	. Assume suitable	capacitive
Design and simulate Gate.	combinational circu	uits (adder/multip	plexer/decoders)	using CMOS and	Transmissic
Design and simulate	-	A			on Gate.
D	Part B: Embed	lded System Des	sign (ANY Thr	ee)	
	with GI CD to die	nlav image on it			
0					
		5 12C protocol			
		al interrupt to che	ange the duty cy	cle of the square w	vave. ( use
LPC 2148)	are una use extern	an interrupt to en	ange the duty cy	ere of the square w	, u , e , ( u se
s:	—CMOS VLSI De	sign: A circuit &			
Veste, David Money, - ey, A. Chandrakasan Simon, —An Embedo	and B. Nikolic, Dig	gital Integrated C		n Perspective, Pea	arson.
ey, A. Chandrakasan	and B. Nikolic, Dig led Software Prime CMOS Digital Inte	gital Integrated C rrl, Pearson Educ grated Circuits: A	ation,2003. Analysis and De	-	
	: o understand the signi o learn Hardware and o design Embedded S o learn ARM 7 archite After learning the co- sign basic logic circu- terface the advanced parry out programming : otal experiments to be yllabus: Description To design, prepare la of load capacitance, part variation of technological To design CMOS logical load & foundry. Mean Design and simulate Gate. Design and simulate Gate. Design and simulate Interfacing LPC2148 Interfacing USB & Co- Generate the square without and the signare wither signare without and the signare without and the si	ont End Tools and Back End Tools basis : o understand the significance of CMOS of b learn Hardware and Software design to b design Embedded Systems for real time b learn ARM 7 architecture and its progression After learning the course the students sessing basic logic circuits using CMO Stetterface the advanced peripherals to ARM arry out programming in Embedded progession : btal experiments to be conducted are <b>8 end</b> yllabus: Part A: CM Description To design, prepare layout and simulate I of load capacitance, propagation delay, variation of technology parameters like To design CMOS logic for $F = A + B$ (C load & foundry. Measure TR, TF& TPL Design and simulate combinational circuits Design and simulate sequential circuits Part B: Embed Description Interfacing LPC2148 with GLCD to dis Interfacing USB & CAN of LPC 1768. Generate the square wave and use extern	ont End Tools and Back End Tools basics, C Language b ounderstand the significance of CMOS design in VLSI belearn Hardware and Software design tools belearn ARM 7 architecture and its programming concept c After learning the course the students should be able to: sign basic logic circuits using CMO Stechnology terface the advanced peripherals to ARM based microcord arry out programming in Embedded programming in C,K c: botal experiments to be conducted are <b>8 experiments of 30</b> (yllabus: Part A: CMOS VLSI Design Three) Description To design, prepare layout and simulate MOS transistor a of load capacitance, propagation delay, power dissipation variation of technology parameters like length, oxide thic To design CMOS logic for F = A + B (C + D) + EFG and load & foundry. Measure TR, TF& TPD. Design and simulate combinational circuits (adder/multip Gate. Design and simulate sequential circuits (FFs/latches/regi Part B: Embedded System Des Description Interfacing LPC2148 with GLCD to display image on it Interfacing USB & CAN of LPC 1768. Benerate the square wave and use external interrupt to charter Design and sign and sign and sign and sign and sign basic Description Interfacing USB & CAN of LPC 1768. Desorate the square wave and use external interrupt to charter Description basic sequential circuits (interrupt to charter) Description basic sequential interrupt to charter basic	ont End Tools and Back End Tools basics, C Language basics and Interfation of the significance of CMOS design in VLSI of learn Hardware and Software design tools of learn Hardware and Software design tools of learn ARM 7 architecture and its programming concepts of After learning the course the students should be able to: sign basic logic circuits using CMO Stechnology terface the advanced peripherals to ARM based microcontroller arry out programming in Embedded programming in C.Keil terface the advanced peripherals to ARM based microcontroller arry out programming in Embedded programming in C.Keil terface the advanced peripherals to ARM based microcontroller arry out programming in Embedded programming in C.Keil terface the advanced peripherals to Xet State and CMOS VLSI Design (ANY Three) Description To design, prepare layout and simulate MOS transistor and CMOS Invert of load capacitance, propagation delay, power dissipation, foundry etc. A variation of technology parameters like length, oxide thickness on the period load & foundry. Measure TR, TF& TPD. Design and simulate combinational circuits (adder/multiplexer/decoders) Gate. Design and simulate sequential circuits (FFs/latches/registers) using CMO Part B: Embedded System Design (ANY Thr Description Interfacing LPC2148 with GLCD to display image on it Interfacing USB & CAN of LPC 1768. Generate the square wave and use external interrupt to change the duty cy	ont End Tools and Back End Tools basics, C Language basics and Interfacing basicsIs Ess i ounderstand the significance of CMOS design in VLSI o learn Hardware and Software design tools o design Embedded Systems for real time application o learn ARM 7 architecture and its programming concepts After learning the course the students should be able to: sign basic logic circuits using CMO Stechnology terface the advanced peripherals to ARM based microcontroller arry out programming in Embedded programming in C,Keil :: otal experiments to be conducted are <b>8 experiments of 30 hours</b> yllabus: Part A: CMOS VLSI Design (ANY Three) Description To design, prepare layout and simulate MOS transistor and CMOS Inverter for the given sp of load capacitance, propagation delay, power dissipation, foundry etc. Also observe the in variation of technology parameters like length, oxide thickness on the performance of MOS To design CMOS logic for F = A + B (C + D) + EFG and prepare layout. Assume suitable load & foundry. Measure TR, TF& TPD. Design and simulate sequential circuits (Adder/multiplexer/decoders) using CMOS and Gate. Design and simulate sequential circuits (FFs/latches/registers)using CMOS and Transmissi Part B: Embedded System Design (ANY Three) Description Interfacing LPC2148 with GLCD to display image on it Interfacing USB & CAN of LPC 1768. enerate the square wave and use external interrupt to change the duty cycle of the square v


<u>Cours</u>			and Embedded			Semester :	I	
	e : Advanced Sign	0	and Processor D	esign		Code :	MET15	01A
	Teach	ing Scheme		<u> </u> г	E	valuation Sch	eme	
	Lecture	Hours	Credit	IE1	IE2	ЕТЕ		Total
	3	3	3	20	30	4	50	100
	knowledge of	•						
0	l Signal Processing	is essential						
bjecti								
aculty 1.	need to: Provide complet	o overview of <b>F</b>	Vigital Signal Dro	according with a	oncontuci	alority		
1. 2.	-			-	-	-	Processin	a and filtor
۷.	banks	bioblems and de			Multifate	Digital Signal	riocessing	g and men
3.		amentals and M	ulti resolution fo	ormulation of V	Vavelet Tr	ansform		
3. 4.							montation	20
		-	-				mentatioi	15.
5.						ing.		
6. Outco	1	iyze fixed- and l	noating-point Di	gital Signal Pi	ocessors.			
	ompletion of the co	urse, student wi	ill be able to					
	1. Apply the know	vledge of mathe	matics, science a	and engineerin	g to analys	is of Digital Si	gnal Proc	essing.
			sing of signals th			200	0	0
	•	using WaveletT		and a grid j been in				
	•••	-	ed- and floating-	nointprocesso	.e			
	• •		nal Processing in					
	• •				•			
	-	applications usi	ng Digital Signa	iprocessors.		1 Dast	15	
	ed Syllabus:		1				2.1	D 4 <sup>1</sup>
Unit	Description						51	Duration
1							100	(Hrs)
1.	UNIT-I: DSP Fu	ndamentals					0	(Hrs)
1.	UNIT–I: DSP Fu Overview of DSP		Elements of Digit	tal Signal Proc	essing Syst	em,	0	
1.	Overview of DSP Advantages of Di	Fundamental: E gital over Anal	og Signal Proce	ssing, Convol			0	(Hrs) 8
	Overview of DSP Advantages of Di Estimation of Tim	Fundamental: E gital over Anal e Bandwidth pr	og Signal Proce oduct for differe	ssing, Convol nt signals.	ution and (			
1. 2.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir	Fundamental: E gital over Anal e Bandwidth pr <b>ate Digital Sigr</b>	og Signal Proce oduct for differe nal Processing 8	ssing, Convol nt signals. & Filter banks	ution and (	Correlation,		
	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin	og Signal Proce oduct for differe nal Processing & ng: Introduction,	ssing, Convol nt signals. & Filter banks Decimation,	ution and (	Correlation,	ate	8
	Overview of DSP Advantages of Di Estimation of Tim <b>UNIT-II: Multir</b> Multirate Digital S Conversion by a ra	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F	og Signal Proce oduct for differe <b>nal Processing &amp;</b> ng: Introduction, ilter design and i	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio	ution and ( Interpolation In for Samp	Correlation, on, Sampling ra ling -		
	Overview of DSP Advantages of Di Estimation of Tim <b>UNIT-II: Multir</b> Multirate Digital S Conversion by a ra Rate Conversion:	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte	og Signal Proce oduct for differe <b>nal Processing &amp;</b> ng: Introduction, ilter design and i r Structure, Mult	ssing, Convol nt signals. & Filter banks Decimation, implementatio tirate Filter ban	Interpolation for Samp hks: Maxim	Correlation, on, Sampling ra ling -		8
2.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors creat	Fundamental: E gital over Anal <u>e Bandwidth pr</u> <b>ate Digital Sigr</b> Signal Processin ational factor, F Polyphase Filte tted in QMF ban	og Signal Proce oduct for differe <b>nal Processing &amp;</b> ng: Introduction, ilter design and i r Structure, Mult	ssing, Convol nt signals. & Filter banks Decimation, implementatio tirate Filter ban	Interpolation for Samp hks: Maxim	Correlation, on, Sampling ra ling -		8
	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors created UNIT-III: Wave	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte ated in QMF ban let Transform	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult hks, Simple Alia	ssing, Convol nt signals. & Filter banks Decimation, implementatio tirate Filter ban s free QMF Sy	Interpolation for Samp hks: Maxim ystem.	Correlation, on, Sampling ra ling - nally decimated	l Filter	8
2.	Overview of DSP Advantages of Di Estimation of Tim <b>UNIT–II: Multir</b> Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea <b>UNIT–III: Wave</b> Introduction to	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte tted in QMF ban let Transform Wavelets, wav	og Signal Proce oduct for differe <b>nal Processing &amp;</b> ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav	ssing, Convol nt signals. & Filter banks Decimation, implementatio trate Filter ban s free QMF Sy elet expansion	Interpolation for Samp hks: Maxim ystem.	Correlation, on, Sampling ra ling - nally decimated o, Discrete W	l Filter Vavelet	8
2.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors created UNIT-III: Wave	Fundamental: E gital over Anal <u>e Bandwidth pr</u> <b>ate Digital Sigr</b> Signal Processin ational factor, F Polyphase Filte tted in QMF ban <b>let Transform</b> Wavelets, wav resolution form	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave	ssing, Convol nt signals. & Filter banks Decimation, implementatio tirate Filter ban s free QMF Sy elet expansio let systems, F	Interpolation n for Samp hks: Maxim ystem. n systems Iaar wavel	Correlation, on, Sampling ra ling - nally decimated o, Discrete W	l Filter Vavelet	8
2.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multir representations, so UNIT-IV: Adapt	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte ted in QMF ban let Transform Wavelets, wav resolution form aling functions, ive Filters	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet functio	ssing, Convol nt signals. & Filter banks Decimation, implementatio trate Filter banks s free QMF Sy elet expansion let systems, H pons, Parseval's	Interpolation n for Samp hks: Maxim ystem. n systems laar wavel 5 Theorem	Correlation, on, Sampling ra ling - nally decimated of, Discrete W et and other v	l Filter Vavelet vavelet	8
2.	Overview of DSP Advantages of Di Estimation of Tim <b>UNIT-II: Multir</b> Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea <b>UNIT-III: Wave</b> Introduction to Transform, Multir representations, so <b>UNIT-IV: Adapt</b> Introduction to A	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte ted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters,	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet function Adaptive Filter	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio irrate Filter banks s free QMF Sy elet expansion let systems, Hons, Parseval's Structures at	Interpolation n for Samp hks: Maxim ystem. n systems laar wavel 5 Theorem	Correlation, on, Sampling ra ling - nally decimated of, Discrete W et and other v	l Filter Vavelet vavelet	8
2. 3. 4.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multir representations, so UNIT-IV: Adapt Introduction to A applications, Fixed	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filter ted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-F	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet function Adaptive Filter	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio irrate Filter banks s free QMF Sy elet expansion let systems, Hons, Parseval's Structures at	Interpolation n for Samp hks: Maxim ystem. n systems laar wavel 5 Theorem	Correlation, on, Sampling ra ling - nally decimated of, Discrete W et and other v	l Filter Vavelet vavelet	8 8 8
2.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multir representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed UNIT-V: Applica	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filter ted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-F ations of DSP	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet functio Adaptive Filter point implementa	ssing, Convol nt signals. & Filter banks Decimation, implementatio trate Filter ban s free QMF Sy elet expansion let systems, H ons, Parseval's Structures a ations.	Interpolation Interpolation n for Samp nks: Maxim vstem. n systems Iaar wavele Theorem nd Algorith	Correlation, on, Sampling ra- ling - nally decimated and other v oms, Properties	l Filter Vavelet vavelet and	8 8 8
2. 3. 4.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multir representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed Speech Processing	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte ted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-F ations of DSP g, Digital Radio	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet functio Adaptive Filter point implementa	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio trate Filter banks s free QMF Sy elet expansion let systems, Hons, Parseval's Structures at ations.	Interpolation Interpolation n for Samp nks: Maxim vstem. n systems Iaar wavele Theorem nd Algorith	Correlation, on, Sampling ra- ling - nally decimated and other v oms, Properties	l Filter Vavelet vavelet and	8 8 8
2. 3. 4.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multir representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed UNIT-V: Applica	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte ted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-F ations of DSP g, Digital Radio	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet functio Adaptive Filter point implementa	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio trate Filter banks s free QMF Sy elet expansion let systems, Hons, Parseval's Structures at ations.	Interpolation Interpolation n for Samp nks: Maxim vstem. n systems Iaar wavele Theorem nd Algorith	Correlation, on, Sampling ra- ling - nally decimated and other v oms, Properties	l Filter Vavelet vavelet and	8 8 8 6
2. 3. 4.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multin representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed Speech Processing Electrocardiogram	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte tted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-p ations of DSP g, Digital Radio h, Electroenceph	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet function Adaptive Filter point implementa , Digital Televisi nalogram, Electro sor	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio implementatio irrate Filter banks s free QMF Sy elet expansion let systems, Hons, Parseval's • Structures an ations.	Interpolation Interpolation n for Samp hks: Maxim ystem. n systems Haar wavel Theorem and Algorith pomedical si	Correlation, on, Sampling ra- ling - nally decimated , Discrete W et and other v ums, Properties gnal Processin	l Filter Vavelet vavelet and	8 8 8 6
2. 3. 4. 5.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors creat UNIT-III: Wave Introduction to Transform, Multir representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed Speech Processing Electrocardiogram UNIT-VI: Digital Digital Signal Pro	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte tted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-p ations of DSP g, Digital Radio h, Electroenceph I Signal Process cessor Architec	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia relets and wav ulation of wave , Wavelet function Adaptive Filter point implementa , Digital Television alogram, Electro sor tures: Introduction	ssing, Convol nt signals. <b>&amp; Filter banks</b> Decimation, implementatio implementatio trate Filter ban s free QMF Sy elet expansion let systems, Hons, Parseval's Structures a ations. ion, Radar, Bio omyogram.	Interpolation Interpolation n for Samp nks: Maxim vstem. In systems Iaar wavelo Theorem and Algorith pomedical si	Correlation, on, Sampling ra- ling - nally decimated of, Discrete W et and other v ums, Properties gnal Processin nit operations,	l Filter Vavelet vavelet g:	8 8 8 6 7
2. 3. 4. 5.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors crea UNIT-III: Wave Introduction to Transform, Multir representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed Speech Processing Electrocardiogram UNIT-VI: Digital Digital Signal Pro Memory Configur	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte tted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-F ations of DSP g, Digital Radio h, Electroenceph I Signal Process cessor Architec ations, Peripher	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet function Adaptive Filter point implementa , Digital Televisi nalogram, Electro sor tures: Introduction rals and Input/ou	ssing, Convol nt signals. & Filter banks Decimation, implementatio implementatio irrate Filter ban s free QMF Sy elet expansion let systems, H ons, Parseval's Structures an ations. ion, Radar, Bio omyogram.	Interpolation Interpolation n for Samp nks: Maxim vstem. n systems laar wavelo Theorem and Algorith pomedical si pocessing Un int Digital	Correlation, on, Sampling ra- ling - nally decimated s, Discrete W et and other v ums, Properties gnal Processin nit operations, Signal Process	l Filter Vavelet vavelet g:	8 8 8 6
2. 3. 4. 5.	Overview of DSP Advantages of Di Estimation of Tim UNIT-II: Multir Multirate Digital S Conversion by a ra Rate Conversion: Banks, Errors creat UNIT-III: Wave Introduction to Transform, Multir representations, sc UNIT-IV: Adapt Introduction to A applications, Fixed Speech Processing Electrocardiogram UNIT-VI: Digital Digital Signal Pro	Fundamental: E gital over Anal e Bandwidth pr ate Digital Sigr Signal Processin ational factor, F Polyphase Filte tted in QMF ban let Transform Wavelets, wav resolution form caling functions, ive Filters daptive Filters, d and Floating-F ations of DSP g, Digital Radio h, Electroenceph I Signal Process cessor Architec ations, Peripher	og Signal Proce oduct for differe nal Processing & ng: Introduction, ilter design and i r Structure, Mult nks, Simple Alia velets and wav ulation of wave , Wavelet function Adaptive Filter point implementa , Digital Televisi nalogram, Electro sor tures: Introduction rals and Input/ou	ssing, Convol nt signals. & Filter banks Decimation, implementatio implementatio irrate Filter ban s free QMF Sy elet expansion let systems, H ons, Parseval's Structures an ations. ion, Radar, Bio omyogram.	Interpolation Interpolation n for Samp nks: Maxim vstem. n systems laar wavelo Theorem and Algorith pomedical si pocessing Un int Digital	Correlation, on, Sampling ra- ling - nally decimated s, Discrete W et and other v ums, Properties gnal Processin nit operations, Signal Process	l Filter Vavelet vavelet g:	8 8 8 6 7

#### **Text Books:**

- 1. John G. Proakis, Digital Signal Processing Principles: Algorithms and Applications, PHI, Third Edition2002.
- 2. Glenn Zelniker, Fred J. Taylor., Advanced Digital Signal Processing: Theory and Applications, Tenth Edition, 2019
- 3. Simon Haykin, —Adaptive Filter Theoryl, Prentice Hall, Third Edition, 2014
- M.Kuo, Woon-Seng Gan, Digital Signal Processors Architectures, Implementations and Applications, Pearson Education, 2000

#### **Reference Books:**

- 1. S Salivahanan. A Vallavaraj C. Gnanapriya, Digital Signal Processing, TMH, Second Edition 2001.
- 2. Sanjit K. Mitra, Digital Signal Processing: A computer-based Approach, Mc-Graw Hill, SecondEdition, 2000
- 3. Lourens R RebinarandBernold, Theory and Applications of Digital Signal Processing –Prentice-Hall of India, 2006.
- 4. KayvanNajarian, Robert Splinter Biomedical Signal and Image Processing, CRCpress, 2013.



Progra Course		Cech(VLSI & Em Coelectronic Devi				Semester: I Code: MET1501	B	
cours		ching Scheme	ees und moue		E	valuation Scheme		
T	ecture	Hours	Credit	IF1	IE1 IE2 ETE			
							Total	
Prior I	3 knowledge of	3	3	20	30	50	100	
		and Electrical, D	igital Electron	ics is essentia	1.			
Object		and Lievania, 2	- <u>B</u>					
1.	To introduce	e CMOS device p		evant paramet	ers			
2.		the concept of dev						
3.		nd implement the	devices from b	basic character	ristics to perfor	rmance evaluation		
Outcon		urse the students s	hould be able	to				
Aner 1.		urse the students s basic models of the			es			
2.		process and steps						
3.		performance anal	-					
	ed Syllabus:	periormanee anar	ysis of fublica	ted emps.	-01	en		
Unit			( CT		1	30	Duration	
	Descriptio	n /					(Hrs)	
1.				-		ire, Energy band model,		
						ism, Recombination and	8	
			uity equations	, minority ca	rier diffusion	equations, diffusion length	0	
	-	i level concepts.						
2.						tive and quantitative	8	
						conditions, forward and		
3.						of p-n junction diode. rication, Electrostatics,	6	
5.						cts, Equivalent circuit	U	
		quency limitation				, -1		
4.					and quantitativ	ve analysis, current-voltage	8	
						ues, MOS Junctions: MOS		
			ms, flat band	voltage, thresl	nold voltage, C	Charge distributions, C-V		
5.	characterist		and folmiost	ion , ideal N	IOS compositor	; effects of real surfaces;	8	
5.		1			-	effective mobility, charge	o	
		• •				nsiderations, short-channel		
		-carrier effects, ad						
6.		brication Techno						
						MOS process, n well nsulator process, Bi-CMOS	7	
	process.	less, p wen CMO	s process, 1 wi	II-Tub proces	s, sincon on in	isulator process, bi-CMOS		
	Total						45	
Text B							1	
1.	YannisTsivi					ford University Press		
2.	G. Montoro	, M. C. Schneider	, —MOSFET I	Modeling for	Circuit Analys	is And Designl, World Scie	ntific,	
3.	M. S. Tyagi	, Introduction to S	Semiconductor	Materials and	l Devices, Wil	ey.		
Refere	ence Books:							
		nan and S. Banerje	e, Solid State	Electronic De	vices, 5th editi	ion, Prentice Hall of India		
2	Y Taur and	T H Ning Funda	mentals of Mo	dern VLSI de	vices . Cambri	idge University press		

- $2.\ Y.Taur, and\ T.H.Ning\ ,\ Fundamentals\ of\ Modern\ VLSI\ devices\ ,\ Cambridge\ University\ press$
- 3. R. S. Muller, T. I. Kamins, —Device Electronics for Integrated Circuits<sup>I</sup>, John Wiley & Sons

Progra Course		(E&TC)-VLSI gorithms for VI		Systems		mester : I :MET1501C		
Jourse		bing Scheme	251 Design			aluation Scheme		
				101				
	Lecture	Credit	Hours	IE1	IE2	ETE	Total	
<u> </u>	3	3	3	20	30	50	100	
Prior	knowledge of Basics of VLSI	Design Flow <b>Is</b> I	Essential					
Objecti								
1.		e of computer-aid	led design (CAD	) tools in aut	omating the desig	gn flow and provi	iding improved	1
		VLSI systems de						
2.	Explain the cor	cepts of Physica	l Design Process	such as parti	tioning, Floor-pl	anning, Placemer	nt and Routing.	•
3.					thesis, simulation	and analysis of I	ICs.	
4.		cepts of design of	optimization algo	rithms.				
Outcon		e, the students sh	ould be able to:					
1.		Role of CAD in		W				
2.		ledge about synth						
3.		nthesis concepts.			Collegeo			
4.		rtitioning and flo		rithms apply	it in Designing			
5.		cements and rou						
6.		ledge about comp	paction, circuit ex	traction and	simulation	1991		
	d Syllabus:		1			151		
Unit	Description	E P	-	005		3		<b>iration</b> (Hrs)
1.					ll Design Cycle, l gn methodologies			8
2.	HDL MODEI	LLING: Modelli . simulation & sy	nthesis		uential logic with		hesis ,	8
3.			zer and multi lev	el minimizat	tion, BDD,CDFC synthesis in PLD	G, Scheduling and	1	8
4.	partitioning- Fl	oor planning, Pi	n Assignment		LSI Physical De	-		8
5.	PLACEMENT CTS.	Γ AND ROUTH	NG: Placement a	and routing a	llgorithms: Globa	al and detailed ro	outing,	7
6.					Rule-verification cron issues; interc			6
	Total							45
Text Bo		gorithms for VI	SI Design Autom	ution Iohn	Wiley & Sons ?	2006	I	

- 2. Sarrafzadeh, M. and Wong, C. K. An introduction to VLSI physical design, Mc Graw Hill, 1996.
- 3. Brown, S. D., Francis, R. J., Rose, J. and Vranesic, Z.G. Field programmable Gate arrays. Kluwer, 1992.
- 4. Betz, V., Rose, J. and Marquardt, A. Architecture and CAD for Deep-submicron FPGAs. Kluwer, 1999.
- 5. Gaynor E. Taylor, G. Russell, —Algorithmic and Knowledge Based CAD for VLSII, Peter peregrinus ltd. London.
- 6. Gerez, —Algorithms VLSI Design Automationl, John Wiley & Sons.

Prograi Course		TC)-VLSI and Embed etworking	aara Systems		Semester : Code :	I MET1501D
	Teaching Scl	0			luation Schem	
Last			IDI	TTAT		T - 4 - 1
Lectur	e Hours	Credit	IEI	IEII	ETE	Total
3	3	3	20	30	50	100
	nowledge of	D	. 1	14 TC 1 11	1.0. (. )	
		roprocessors Programn	ning language _C	, Embedde	d Cis essential.	
	es: To impart knowled Serial and parallel co	ge on mmunication protocols				
		ment using USB and C.		nicrocontro	llers	
3.	_ Application developr	nent using Embedded E	Ethernet for Rabb			
		ork communication pro	otocols.			
Outcom		1			90 or	
		tudents should be able t etwork Related Applica				
		N for real time application				
		CAN based communication				
4. 0	Compare Embedded E	thernet protocols for er	nbedde <mark>d and Io</mark> T	systems		
		ireless sensor networks				À
		of web based networki	ing for lol based	application	or fro cloud co	mputing.
Unit	d Syllabus:	2				Duration
Omt	Description					(Hrs)
1	UNIT I EMBEDDED	COMMUNICATION	PROTOCOLS			(III5)
		g: Introduction–Serial /			rial communica	tion
		dard – RS485 – Synchro				8
1	-	Integrated Circuits (I2C			-	
1	protocols – Fire wire		10 1000 100			-
2.	UNIT - II USB A <mark>ND</mark>	CAN BUS KNOWIE	age Bring	sFreed	inor.	
		n – Speed Identification				
		ts –Data flow types –E				
		Introduction - Frames -	-Bit stuffing –Ty	pes of errors	s – Nominal Bit	
	Timing		DIZ			
		LER AREA NETWO		unious Cal	acting a CAN	
		ork – Underlying Techn elopment tools. Implem			-	id 7
		rison of implementation				u /
		nance test – Entire desig			ch chuyopen	
	UNIT - IV EMBEDD		, <u>,</u>			
		using UDP and TCP –	Serving web pag	es with Dyn	amic Data –	
	Serving web pages that	t respond to user Input				P – 6
-	Keeping Devices and N					
	UNIT - V WIRELES	S EMDEDDED NETU	VODVINC		_	
5.						on
5.	Wireless sensor netwo	rks – Introduction – Ap	plications – Net			8
5.	Wireless sensor netwo: Time Synchronization	rks – Introduction – Ap - Energy efficient MAG	plications – Net			8
5.	Wireless sensor netwo: Time Synchronization robust routing – Data (	rks – Introduction – Ap - Energy efficient MAC Centric routing	plications – Net C protocols –SM	AC – Energ	y Efficient and	δ
5. 6.	Wireless sensor netwo Time Synchronization robust routing – Data ( UNIT – VI INTERNI	rks – Introduction – Ap - Energy efficient MAC Centric routing ET/WEB AND NETW	plications – Nety C protocols –SM <b>ORKING BAS</b>	AC – Energ	y Efficient and <b>OT:</b> OSI Model	, ð
5. 6.	Wireless sensor netwo Time Synchronization robust routing – Data ( UNIT – VI INTERNI Data transfer referred v	rks – Introduction – Ap - Energy efficient MAC Centric routing ET/WEB AND NETW with OSI Model, IP Add	plications – Netv C protocols –SM <b>ORKING BAS</b> dressing, Point to	AC – Energ ICS FOR IO Point Data	y Efficient and <b>DT:</b> OSI Model transfer, Point t	, ;0 8
5.	Wireless sensor netwo Time Synchronization robust routing – Data ( UNIT – VI INTERNI Data transfer referred v Multi Point Data transf	rks – Introduction – Ap - Energy efficient MAC Centric routing <b>ET/WEB AND NETW</b> with OSI Model, IP Add fer & Network Topolog	plications – Netv C protocols –SM ORKING BAS dressing, Point to gies, Sub-netting,	AC – Energ ICS FOR I( Point Data Network T	y Efficient and <b>OT:</b> OSI Model transfer, Point t opologies referr	, ;0 8
5. 6.	Wireless sensor netwo Time Synchronization robust routing – Data ( UNIT – VI INTERNI Data transfer referred v Multi Point Data transf with Web, Introduction	rks – Introduction – Ap - Energy efficient MAC Centric routing ET/WEB AND NETW with OSI Model, IP Add	plications – Netv C protocols –SM ORKING BAS dressing, Point to gies, Sub-netting,	AC – Energ ICS FOR I( Point Data Network T	y Efficient and <b>OT:</b> OSI Model transfer, Point t opologies referr	8 , io ed 8
5.	Wireless sensor netwo Time Synchronization robust routing – Data ( UNIT – VI INTERNI Data transfer referred v Multi Point Data transf with Web, Introduction Total	rks – Introduction – Ap - Energy efficient MAC Centric routing <b>ET/WEB AND NETW</b> with OSI Model, IP Add fer & Network Topolog	plications – Netv C protocols –SM ORKING BAS dressing, Point to gies, Sub-netting,	AC – Energ ICS FOR I( Point Data Network T	y Efficient and <b>OT:</b> OSI Model transfer, Point t opologies referr	, ;0 8

- 2. Bhaskar Krishnamachari, -Networking wireless sensors ||, Cambridge press 2005
- 3. GlafP.Feiffer, Andrew Ayre and Christian Keyold, –Embedded networking with CAN and
  - CAN open<sup>I</sup>, Embedded System Academy 2005.

## **Reference Books:**

- 1. Jan Axelson, \_Parallel Port Complete', Penram publications
- 2. Jan Axelson \_Embedded Ethernet and Internet Complete', Penram publications.
- 3. Tanenbaum, Andrew Computer Networks 4th Edition, Pearson Education Pte. Ltd., Delhi,
- 4. Stallings, William, -Data and Computer Communications 86th Edition, Pearson Education Pte., Ltd., Delhi,



0		ech(VLSI & Em				Semester: I		
Course		anced Devices and	d modelling f	or VLSI			ET1501E	
	Teac	ching Scheme			]	Evaluation Scheme		
Lee	cture	Hours	Credit	IE1	IE2	ЕТЕ	r	Total
	3	3	3	20	30	50		100
	mowledge of							
		asics of Physics &	Modeling of	semiconducto	or Devices Is	Essential		
<b>)bjecti</b> v 1.		ctions about CMO	S device scali	ng and how it	affacts circu	it/system performance	9	
1. 2.	1 5	the relevant device		e		• 1	2.	
	-					•	abtained	n this course
3.		id the material.	journal article	e about CMO	s devices and	d use the knowledge	obtained i	in this cours
4			L (1	1	C .1			
4.		ssary skills to exp	lore the resear	ch space of st	ate-or-the-ar	VLSI technology		
Jutcom		unce the students	bould be able	tor				
1.		urse, the students s ges in CMOS and S						
2.	-	nd the overall limit		oscale MOSE	ET.			
2. 3.						tures and modelling.		
3. 4.	-					s, CNTFET, OFET e	ate	
ч. 5.	-	wledge about upc			215, SD ITE1	s, chirer, orer c		
5. 6.	-	to quantum comp						
	Syllabus:	r to quantum comp	outing and dev	ices.	1			
Unit	•	12		-				Duration
Omt	Descriptio	n <u>  H</u>					31	H
1.	Challenges	In CMOS:Mater	ial ,Geometry,	BEYOND C	MOS SCAL	NG ,New Memory D	Devices,	8
		dwidth ,ITRS Roa			44 N 81			
2.						: Limitations Of Na		8
						Mobility Degradatio		
		akage Current Etc		Parasitic Resis	stance And C	Capacitance, Reverse	Blased	
3.				tor (SOI) Mo	sfets: Fully I	Depleted (FD) SOI, P	artially	6
		D) SOI, Junction			510051 1 unij 1	(12) 501, 1	ui tiuii j	Ū
	<b>•</b> •							
4.						fets (IMOSFETS); '		7
			rier Fets (SB	TFETS); Cabi	ron Nanotube	e-Fets (CNTFETS); (	Organic	
5.	Fets(OFETS	,	ntraduction T	Co Single Ele	atron Trong	stor, Spin Fet, Na	notubo	8
5.		d Molecular Devi		o single Ele	ctron Trans	stor, spin ret, ha	notube	o
6.				Neuromorphic	c Computing	, Quantum Computin	ng And	
		A CELLULAR AU		1	1 0		U	8
_	Total							45
Fext Bo				D	7 d	l'a		
1.	U	houdhuri, Microel						
2.		nd K. K. Ng, Phys Colinge (Ed), Finl				lition, Wiley, 2006.		
	Jean-Pierre	(Olinge(Ed) Hin	-EIS and Othe	er Multi-Gate	ransistors.	Noringer 2008		
3.	ce Books:	Confige (Lu), I fin			,	opiniger, 2000		

rogra		ech (E&TC)-VL		i oʻj stemis			ster: I		
ourse			V-SW Co- design)		Code : MET1502A Evaluation Scheme				
	T	eaching Scheme			E	valuatior	n Scheme		
Le	ecture	Hours	Credit	IE1	IE	2	ETE	Total	
	3	3	3	20	30	)	50	100	
rior F	Knowledge of						•		
gital c	ircuit design a	nd Programming	g language _C <b>`is ess</b>	sential.					
	•								
bject		n the System Arc	chitecture and Proce	essor Archite	cture Proce	esor Mic	ro Architec	ture and an	nro
	for a SoC				eture, i loce	3301, 14HC		ture and ap	pro
/			Hardware and Soft	ware Design t	flow of SoC	Design			
	3. To demor	nstrate use of Ver	rilog for design of S	SoC based rea	al time appli	cation			
outcor	mes:								
fter le			s should be able to:						
1.		1 V	m on chip and signi		0		ling.		
2.			ogrammed architec						
3.			asures of SoC circu			ctures.			
4. 5.			rm-Centric Soc Des Soc Prototyping, Te						
5. 6.			D and Micro-progra			o Verilo	nrogramm	nino	
0.	Design argit	ui eneuris, i pivii	e una vinero progra	annined arenn			5 programm		
etaile	d Syllabus:	1 cm							
	a by mababi	1					201		
Unit		n / 1					181	Dura	
Unit	Descriptio	n E		4.12			oprin	Dura (Hrs	
Unit	Descriptio	13	The nature of har	rdware and	software, d	ata flow	modelling	(Hrs	
Unit	Descriptio Basic Con	cepts of SoC: '	The nature of har for concurrent mo					(Hrs and	;)
	Descriptio Basic Cone implementa	cepts of SoC: ' tion, the need f	The nature of har for concurrent mo he limitations of da	dels, analyzi	ng synchro			(Hrs and	
Unit	Descriptio Basic Cond implementa control flow	<b>cepts of SoC:</b> tion, the need for modelling and t	for concurrent mo he limitations of da	dels, analyzi ata flow mode	ng synchro els.	onous dat	a flow gr	(Hrs ; and aphs, g	;)
	Descriptio Basic Cond implementa control flow	<b>cepts of SoC:</b> tion, the need for modelling and t	for concurrent mo he limitations of da	dels, analyzi ata flow mode	ng synchro els.	onous dat	a flow gr	(Hrs ; and aphs, g	;)
1.	Descriptio Basic Cone implementa control flow FSM Datag Software ar	cepts of SoC: 7 tion, the need for modelling and t to the format of the second	for concurrent mo he limitations of da oller: lementation of dat	dels, analyzi ata flow mode Bringra a flow, analy	ng synchro els. S Freec vsis of contr	nous dat	and data flo	(Hrs and aphs, w,	;)
	Descriptio Basic Cone implementa control flow FSM Datap Software an Finite State	cepts of SoC: 7 tion, the need for modelling and t path and Contro and hardware imp Machine with d	for concurrent mo he limitations of da oller: owledge lementation of dat ata-path, cycle bas	dels, analyzi ata flow mode Bringra a flow, analy	ng synchro els. S Freec vsis of contr	nous dat	and data flo	(Hrs and aphs, w,	s) 8
1.	Descriptio Basic Cone implementa control flow FSM Datap Software an Finite State Data-path (I	cepts of SoC: 7 tion, the need for modelling and t oath and Contro and hardware imp Machine with d FSMD), limitatio	for concurrent mo he limitations of da <b>oller: Overland</b> lementation of dat ata-path, cycle bas ons of FSMD.	dels, analyzi ata flow mode Brinor a flow, analy ed bit paralle	ng synchro els. S Freeco vsis of contr el hardware,	nous dat	a flow gr and data flo e model, F	(Hrs and aphs, ow, SM	s) 8
1.	Descriptio Basic Condimplementa control flow FSM Datag Software an Finite State Data-path (I Micro-prog	cepts of SoC: 7 tion, the need for modelling and t bath and Contro and hardware imp Machine with d FSMD), limitatio grammed Archit	for concurrent mo he limitations of da <b>pler: nowledge</b> lementation of dat ata-path, cycle bas ons of FSMD. <b>tecture:</b> Micro-pro	dels, analyzi ata flow mode e Brinor a flow, analy ed bit paralle ogrammed : c	ng synchro els. S Freec rsis of contr el hardware, control, enco	nous dat long rol flow a hardwar oding, da	a flow gr and data flo e model, F ta- path, M	(Hrs and aphs, ow, SM	s) 8
1.	Descriptio Basic Cond implementa control flow FSM Datap Software ar Finite State Data-path (I Micro-prog programmed	cepts of SoC: 7 tion, the need f modelling and t path and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archine d machine implem	for concurrent mo he limitations of da oller: owledo lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro mentation, SOC m	dels, analyzi ata flow mode <b>e Bring</b> a flow, analy ed bit paralle ogrammed : c odelling, hard	ng synchro els. S Freece vsis of contro el hardware, control, enco dware/softw	rol flow a hardwar oding, da	a flow gr and data flo e model, F ta- path, M faces.	( Hrs ; and aphs, pw, SM licro-	s) 8
1.	Descriptio Basic Condimplementa control flow FSM Datap Software ar Finite State Data-path (I Micro-prog programmed Processor A	cepts of SoC: 7 tion, the need f modelling and t path and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archine d machine implen Architectures: E	for concurrent mo he limitations of da oller: owledge lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in F	dels, analyzi ata flow mode <b>Bring</b> a flow, analy ed bit paralle ogrammed : c odelling, hare Processor Arc	ng synchro els. S Freeco vis of control el hardware, control, enco dware/softw hitecture, N	nous dat rol flow a hardwar oding, da <u>vare interf</u> Aore Rob	a flow gr and data flo e model, Fi ta- path, M faces. oust Process	( Hrs ; and aphs, ; and sow, SM licro- ; ors	s) 8
1.	Descriptio Basic Cone implementa control flow FSM Datap Software ar Finite State Data-path (I Micro-prog programmed Processor A such as Vec	cepts of SoC: 7 tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archite d machine impler Architectures: E ctor Processors, V	for concurrent mo he limitations of da oller: owned lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro mentation, SOC m Basic concepts in P VLIW Processors a	dels, analyzi ata flow mode <b>Bring</b> a flow, analy ed bit paralle ogrammed : c odelling, hare Processor Arc and Supersca	ng synchro els. S Freeco vsis of control el hardware, control, enco dware/softw hitecture, M lar Processo	nous dat rol flow a hardwar oding, da vare interf fore Rob ors, Proce	a flow gr and data flo e model, F ta- path, M faces. ssor Select	(Hrs aphs, aphs, SM licro- sors ion	s) 8
1.	Descriptio Basic Condimplementa control flow FSM Datage Software and Finite State Data-path (I Micro-proge programmed Processor A such as Vector for SOC, N	cepts of SoC: 7 tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archite d machine implet Architectures: E ctor Processors, 7 Memory Design.	for concurrent mo he limitations of da oller: owledge lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in F	dels, analyzi ata flow mode <b>Brinor</b> a flow, analy ed bit paralle ogrammed : c odelling, har Processor Arc and Supersca r for digital	ng synchro els. S Freeco vsis of control el hardware, control, enco dware/softw hitecture, M lar Processo	nous dat rol flow a hardwar oding, da vare interf fore Rob ors, Proce	a flow gr and data flo e model, F ta- path, M faces. ssor Select	(Hrs aphs, aphs, SM licro- sors ion edia	s) 8 9
1.	Descriptio Basic Condimplementa control flow FSM Datage Software and Finite State Data-path (I Micro-proge programmed Processor A such as Vector for SOC, N	cepts of SoC: 7 tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archite d machine implet Architectures: E ctor Processors, 7 Memory Design.	for concurrent mo he limitations of da oller: owned lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle	dels, analyzi ata flow mode <b>Brinor</b> a flow, analy ed bit paralle ogrammed : c odelling, har Processor Arc and Supersca r for digital	ng synchro els. S Freeco vsis of control el hardware, control, enco dware/softw hitecture, M lar Processo	nous dat rol flow a hardwar oding, da vare interf fore Rob ors, Proce	a flow gr and data flo e model, F ta- path, M faces. ssor Select	(Hrs aphs, aphs, SM licro- sors ion edia	s) 8
1. 2. 3.	Descriptio Basic Cone implementa control flow FSM Datap Software ar Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, N system, SoC	cepts of SoC: 7 tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archine d machine impler Architectures: E ctor Processors, V Memory Design.	for concurrent mo he limitations of da oller: owned lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle	dels, analyzi ata flow mode <b>Brinor</b> a flow, analy ed bit paralle ogrammed : c odelling, har Processor Arc and Supersca r for digital	ng synchro els. S Freeco vsis of control el hardware, control, enco dware/softw hitecture, M lar Processo	nous dat rol flow a hardwar oding, da vare interf fore Rob ors, Proce	a flow gr and data flo e model, F ta- path, M faces. ssor Select	(Hrs and aphs, sow, SM licro- sors ion edia	;) 8 9 6
1.	Descriptio Basic Condimplementa control flow FSM Datage Software ar Finite State Data-path (I Micro-proge programmed Processor A such as Vect for SOC, M system, SoC	cepts of SoC: 7 tion, the need f modelling and t path and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archine d machine implen Architectures: E ctor Processors, V Memory Design. C Platforms OMA Centric Soc Desig	for concurrent mo he limitations of da olementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and	dels, analyzi ata flow mode <b>Beinor</b> a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5	ng synchro els. sis of control el hardware, control, ence dware/softw hitecture, N lar Processo still camer	nous dat rol flow a hardwar oding, da vare interf Aore Rob ors, Proce a, portab	a flow gr and data flo e model, Fo ta- path, M faces. ust Process essor Select ole multime	(Hrs and aphs, SM licro- sors ion edia	s) 8 9
1. 2. 3.	Descriptio Basic Cone implementa control flow FSM Datap Software ar Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introduction	cepts of SoC: 7 tion, the need f modelling and t path and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archite d machine impler Architectures: E ctor Processors, V Memory Design. C Platforms OMA Centric Soc Design T O Platforms,	for concurrent mo he limitations of da olementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology:	dels, analyzi ata flow mode <b>Bring</b> a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5	ng synchro els. S Freeco vsis of control el hardware, control, enco dware/softw hitecture, N lar Processo still camer mbedded S	nous dat rol flow a hardwar oding, da vare interf Aore Rob ors, Proce a, portab	a flow gr and data flo e model, Fo ta- path, M faces. ust Process essor Select ole multime	(Hrs and aphs, SM licro- sors ion edia	;) 8 9 6
1. 2. 3.	Descriptio Basic Cone implementa control flow FSM Datag Software an Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introductior Centric Soc	cepts of SoC: 7 tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archit d machine implet Architectures: E ctor Processors, 7 Memory Design. C Platforms OMA Centric Soc Design To Platforms, Design Approac Toping And Verif	for concurrent mo he limitations of da oller: lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology: Platform-Based D ch, Comparison Wit ication :	dels, analyzi ata flow mode Beinor a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5 Design For E th Current Ap	ng synchro els. S Freeco vsis of control el hardware, control, encu dware/softw hitecture, N lar Processo still camer mbedded S oproaches,	rol flow a hardwar oding, da vare interf Aore Rob ors, Proce a, portab	a flow gr and data flo e model, Fa ta- path, M faces. oust Process essor Select ole multime	(Hrs aphs, aphs, sow, SM ficro- sors ion edia	;) 8 9 6
1. 2. 3.	Descriptio Basic Cone implementa control flow FSM Datap Software an Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introduction Centric Soc Soc Prototy Soft Prototy	cepts of SoC: tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archit d machine impler Architectures: E ctor Processors, Memory Design. C Platforms OMA Centric Soc Design n To Platforms, Design Approac (ping And Veriff yping: Soc Desi	for concurrent mo he limitations of da of the limitations of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology: Platform-Based D ch, Comparison Witt ication : gn Flow, Transact	dels, analyzi ata flow mode <b>Brinor</b> a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5 Design For E th Current Ap	ng synchro els. S Freeco vsis of control el hardware, control, ence dware/softw hitecture, N lar Processo still camer mbedded S pproaches, Modeling, H	rol flow a hardwar oding, da vare interf Aore Rob ors, Proce a, portab	a flow gr and data flo e model, Fo ta- path, M faces. oust Process essor Select ole multime ems, Platfor	(Hrs and aphs, ow, SM licro- sors ion edia rm-	;) 8 9 6
1. 2. 3.	Descriptio Basic Cone implementa control flow FSM Datap Software an Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introduction Centric Soc Soc Prototy HDL Simu	cepts of SoC: tion, the need f modelling and t oath and Contro nd hardware imp Machine with d FSMD), limitatio grammed Archit d machine implet Architectures: E ctor Processors, Memory Design. C Platforms OMA Centric Soc Design n To Platforms, Design Approac vping And Verifi yping: Soc Desi lator With HDI	for concurrent mo he limitations of da ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology: Platform-Based D ch, Comparison Witt ication : gn Flow, Transact L Processor Mod	dels, analyzi ata flow mode e Brinor a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5 Design For E th Current Ap tion Level M el, Hard Pro	ng synchro els. S Freeco vis of control el hardware, control, ence dware/softw hitecture, N lar Processo still camer mbedded S oproaches, Modeling, H	rol flow a hardwar oding, da vare interf Aore Rob ors, Proce a, portab	a flow gr and data flo e model, Fo ta- path, M faces. oust Process essor Select ole multime ems, Platfor Co-Verificat ation Of F	(Hrs aphs, aphs, sw, SM licro- sors ion edia rm-	;) 8 9 6 6
1. 2. 3. 4.	Descriptio Basic Cone implementa control flow FSM Datap Software an Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introduction Centric Soc Soc Prototy HDL Simu Prototyping	cepts of SoC: 7 tion, the need f 7 modelling and t 7 modelling and Contro 7 Machine with d 7 SMD), limitatio 7 model and Contro 7 modelling	for concurrent mo he limitations of da ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology: Platform-Based D ch, Comparison Witt ication : gn Flow, Transact L Processor Mod Of Hard Prototypin	dels, analyzi ata flow mode e Brinor a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5 Design For E th Current Ap tion Level M el, Hard Pro	ng synchro els. S Freeco vis of control el hardware, control, ence dware/softw hitecture, N lar Processo still camer mbedded S oproaches, Modeling, H	rol flow a hardwar oding, da vare interf Aore Rob ors, Proce a, portab	a flow gr and data flo e model, Fo ta- path, M faces. oust Process essor Select ole multime ems, Platfor Co-Verificat ation Of F	(Hrs aphs, aphs, sw, SM licro- sors ion edia rm-	;) 8 9 6 6
1. 2. 3.	Descriptio Basic Cone implementa control flow FSM Datap Software an Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introductior Centric Soc Soc Prototy HDL Simu Prototyping System, Issu	cepts of SoC: 7 tion, the need f 7 modelling and t 7 modelling and t 8 modelling and t 8 modelling and Contro 9	for concurrent mo he limitations of da office in the limitations of da lementation of dat ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology: Platform-Based D ch, Comparison Wit ication : gn Flow, Transact L Processor Mod Of Hard Prototypin e/Software Co-Emu	dels, analyzi ata flow mode e Brinor a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5 Design For E th Current Ap tion Level M el, Hard Pro eg, Examples ilation	ng synchro els. S Freeco rsis of control el hardware, control, ence dware/softw hitecture, N lar Processo still camer mbedded S oproaches, Modeling, H ptotyping: Of Conven	rol flow a rol flow a hardwar oding, da vare interf fore Rob ors, Proce a, portab	a flow gr and data flo e model, Fa ta- path, M faces. ust Process essor Select ole multime oms, Platfor co-Verificat ation Of F ard Prototyp	(Hrs and aphs, SM licro- sors ion edia rm-	5) 8 9 6 6
1. 2. 3. 4.	Descriptio Basic Cone implementa control flow FSM Datap Software ar Finite State Data-path (I Micro-prog programmed Processor A such as Vec for SOC, M system, SoC Platform-C Introductior Centric Soc Soc Prototy HDL Simu Prototyping System, Issu Soc Testing	cepts of SoC: 7 tion, the need f 7 modelling and t 7 modelling and t 8 modelling and t 8 modelling and t 7 modelling and Contro 9 mode	for concurrent mo he limitations of da ata-path, cycle bas ons of FSMD. tecture: Micro-pro- mentation, SOC m Basic concepts in P VLIW Processors a A SOC controlle AP 137, PSoC 3 and gn Methodology: Platform-Based D ch, Comparison Witt ication : gn Flow, Transact L Processor Mod Of Hard Prototypin	dels, analyzi ata flow mode e Brinor a flow, analy ed bit paralle ogrammed : c odelling, hard Processor Arc and Supersca r for digital d PSoC 5 Design For E th Current App tion Level M el, Hard Pro ag, Examples ilation est Access C	ng synchro els. S Freeco rsis of control el hardware, control, ence dware/softw hitecture, N lar Processo still camer mbedded S oproaches, Modeling, H ototyping: Of Conven	rol flow a rol flow a hardwar oding, da vare interf fore Rob ors, Proce a, portab oc Syste dw-Sw C Classifica tional Ha em (TAC	a flow gr and data flo e model, Fa ta- path, M faces. ust Process essor Select ole multime ms, Platfor co-Verificat ation Of F ard Prototyp	(Hrs and aphs, SM SM licro- sors ion edia rm-	5) 8 9 6 6


	Digital Circuit Design using Verilog:	
	Gate Level Modeling: Introduction, AND Gate Primitive, Module Structure, Other Gate	
	Primitives, Illustrative Examples, Tristate Gates, Array of Instances of Primitives, Design of	8
	Flip-Flops with Gate Primitives	
6.	Modeling at Dataflow Level: Introduction, Continuous Assignment Structure, Delays and	
	Continuous Assignments, Assignment to Vector, Operators.	
	Switch Level Modeling: Basic Transistor Switches, CMOS Switches, Bidirectional Gates,	
	Time Delays with Switch Primitives, instantiation with strengths and delays, Switch level	
	modeling for NAND, NOR and XOR.	
		45
	Total	

#### **Text Books:**

- 1. Patrick R. Schaumont, —A Practical Introduction to Hardware/Software Co-designl, SpringerPublications.
- 2. Vijay Madisetti, Chonlameth Arpnikanondt, A Platform-Centric Approach to System-on-Chip (SOC) Design (2004)
- 3. Youn-Long Steve Lin, Essential Issues in Soc Design Designing Complex Systems-On-Chip (2010)
- 4. T.R. Padmanabhan, B Bala Tripura Sundari, Design Through Verilog HDL, Wiley 2009.

#### **Reference Books:**

- 1. Weng Fook Lee Verilog Coding for Logic Synthesis (2003, Wiley-Interscience)
- 2. VaibbhavTaraate, Advanced HDL Synthesis and SOC Prototyping RTL Design Using Verilog (2019)
- 3. KatalinPopovici, Frédéric Rousseau, et al., Embedded Software Design and Programming of Multiprocessor System-on-Chip - Simulink and System C Case Studies (2010)
- 4. JariNurmi, Processor Design System-on-Chip Computing for ASICs and FPGAs (2007)



<b>Course</b> :			SI and Embedded				ster :	I
			Architecture and	Design		Code :	MET15	502B
	]	<b>Feaching Scheme</b>				Evaluati	on Scheme	-
Lec	ture	Hours	Credit	IE1		E <b>2</b>	ЕТЕ	Tota
	3	3	3	20	3	30	50	100
	nowledge of							
		Systems, VHDL	programming is ess	ential				
Objectiv		atura fundamental	s of processor desig					
			CISC and RISC pro					
			e and design issues					
			ect to run time re-co		processors			
Outcom				Jungaraere j				
		urse the students sh	ould be able to:					
			components of eml	bedded proc	essor arch	itecture.		
			fallacies and Pitfall					
3.	Understand	Extreme CISC an	d RISC, Very Long	g Instruction	Word (VI	LIW), over	ly aggressive pi	pelining,
	unbalanced							
			en DSP and Custom					
			sor functional comp				econfigurable co	ncept.
		opriate Clock distr	ibution and power of	distribution i	n SoC des	sign.	100	
	Syllabus:						131	
Unit	Descripti	on 2						Duration (Hrs)
			chilecture Funda	mentals I:	Compon	ents of	an embedded	
	Problems,	Architecture orga Fallacies, and Pitf	inization, ways of alls in Processor De ific language or lan	parallelism esign for a l	, I/O openigh level	rations a	nd peripherals.	6
2.	Problems, architectur <b>Embedded</b> Use of inte overly agg	Architecture orga Fallacies, and Pitf e to support a spec I Computer Arch ermediate ISAs to ressive pipelining,	nization, ways of alls in Processor D	parallelism esign for a l guage doma ntals II: achine to en sor design,	, I/O openigh level in.	computer	nd peripherals. instruction set tack machines,	6
2.	Problems, architectur Embedded Use of into overly agg power-of-2 Processor Capturing hardware a word (VLI	Architecture orga Fallacies, and Pitf e to support a spec I Computer Arch ermediate ISAs to ressive pipelining, e data-word widths Design Flow and requirements, In and software devel W).	nization, ways of alls in Processor De ific language or lan <b>itecture Fundamen</b> allow a simple ma unbalanced process for general-purpose	parallelism esign for a l guage doma ntals II: achine to en sor design, e computing Exploration CISC and ext	, I/O openigh level in. <b>Proce</b> nulate it's Omitting p o of arcl treme RIS	betters, s pipeline in hitecture C, Very la	tack machines, instruction set tack machines, iterlocks, Non- organizations, ong instruction	
3.	Problems, architectur <b>Embedded</b> Use of into overly agg power-of-2 <b>Processor</b> Capturing hardware a word (VLI Memory: C <b>Digital Sig</b> of DSP, ne <b>Customiza</b> analysis of	Architecture orga Fallacies, and Pitf e to support a spec I Computer Arch ermediate ISAs to ressive pipelining, e data-word widths Design Flow and requirements, In and software devel W). Organization, Mem gnal Processor: D xt generation DSP able processors: 0	nization, ways of alls in Processor De ific language or lan <b>itecture Fundamer</b> allow a simple ma unbalanced process for general-purpose <b>Memory :</b> astruction coding, opment. Extreme C ory segmentation, M	parallelism esign for a l guage doma ntals II: achine to en sor design, e computing Exploration CISC and ext Multithreadin sor and its d essors and p	, I/O openigh level in, second second second second nulate it's Omitting p	computer betters, s pipeline in hitecture C, Very le etric multi es, evolvi	ad peripherals. instruction set tack machines, iterlocks, Non- organizations, ong instruction processing. ng architecture tion, A benefit	8

	Total	45
6.	<b>Clock Generation and Distribution:</b> Clock parameters and trends, Clock distribution networks, de-skew circuits, jitter reduction techniques, low power clock distribution. <b>Asynchronous Processor Design:</b> Asynchronous and self-timed processor design, need of asynchronous design, development of asynchronous processors, asynchronous design styles, features of asynchronous design.	8

#### **Text Books:**

- 1. NurmiJari,— Processor Design-System on Chip Computing for ASICs and FPGAI, Springer Publications.
- 2. Frantz G, -The DSP and Its Impact on the Technology.

#### **Reference Books:**

- 1. Leibson S, Tensilica, -Customizable Processors and Processor Customizationl.
- 2. Campi F, -Run-Time Reconfigurable Processors.
- 3. Garside J, Furber S, -Asynchronous and Self-Timed Processor Design .
- 4. Rusu S, –Processor Clock Generation and Distribution.
- 5. Dehon Andre, —Reconfigurable Architecture for General purpose Computingl.



Program				dded Systems		Semester:	Ι
Course         System Design with Embedded Linux         Code:         MET1502C							
Teachir	ng Scheme				Eva	luation Scheme	I
	Lecture	Credit	Hours	IE1	IE2	ЕТЕ	Total
	3	3	3	20	30	50	10 0
	nowledge of					·	•
	Programming and	Operating Sys	stems, Embe	edded Systems is e	ssential.		
-	ves: Faculty need						
1. 2.	To explain fundar To explain how to			IX.			
2. 3.	To explain how to			nux applications			
Outcon		implement e		nux applications.			
	arning the course, t	he students sł	nould be abl	e to:			
1.	Demonstrate the e						
2.	Develop the code	for drivers in	embedded l	Linux.			
3.	Develop the setup	for Host-targ	et system.				
4.	Apply the Linux k	ernel porting	chi				
5.	Develop the appli	cations in em	bedded Linu	IX.			
Detaile	d Syllabus:						
Unit	Description	15				1.3	Duration (Hrs)
1.	Specifications an	d types, Rea	al-Time Sch	neduling Algorith	ns, Concu	al-time software, Tasks arrency, Inter- process heritance and Ceiling	8
2.		inux OS, Er		second of second the first here	- R R	bedded Linux systems, s of Embedded Linux	8
3.	•	-		ment languages an hitectures supporte		rdware support, Debug x	7
4.	Memory manager	r, Scheduler,	File System		ting subsys	Architecture – HAL, stem, IPC, User space, lers	6
5.		ers, Character	and Block	Device Drivers, In		etween user space and adling, Kernel modules	8

	Total	45
6.	<b>Porting Linux and Device applications:</b> Popular target configurations, Linux porting, GNU debugger, Tracing & profiling tools, Debugging embedded linux applications, Device Applications, Asynchronous serial communication interface, Parallel port interfacing, USB interfacing, Memory I/O inter facing	8

#### **Text Books:**

- 1. Edward A. Lee and Sanjit A. Seshia, -Introduction to Embedded Systems || , A Cyber-Physical Systems Approach, Second Edition, MIT Press, ISBN 978-0-262-53381-2, 2017.
- Bruce Powel Douglass, Design Patterns for Embedded Systems in C, Newnes Publisher, ISBN: 9780080959719, 2010
- 3. Robert Oshana, Mark Kraeling, —Software Engineering for Embedded Systems: Methods, Practical Techniquesl, Elsevier, 1<sup>st</sup> Edition, 2013.
- 4. Qing Li, Caroline Yao, Real-Time Concepts for Embedded Systems, R and D Developer Series CMP books, CRC press.
- 5. Doug Abbott ,Linux for Embedded and Real-time Applications, Newnes Publisher, Elsevier, 2003.

#### **Reference Books:**

- 1. Karim Yaghmour, Jon Masters, Gillad Ben Yossef, Philippe Gerum, -Building embedded linux systems<sup>||</sup>, 2<sup>nd</sup> edition, Wiley publisher, 2008.
- 2. Christopher Hallinan, -Embedded Linux Primer: A practical real world approach∥, 2<sup>nd</sup> edition, Prentice Hall, 2007.
- 3. Craig Hollabaugh, –Embedded Linux: Hardware, software and Interfacing<sup>||</sup>, 2<sup>nd</sup> edition, Pearson Education,2002.
- 4. Doug Abbott, —Linux for embedded and real time applications<sup>1</sup>, 4<sup>th</sup> edition, Science direct, 2003.

"Knowledge Brings Freedom"

Progress Credibility Confidence

Optimism Excellence

Program: M. Tech (E&TC)-VLSI and Embedded Sy				stems	Semest		
Course: Embedded System Applications Teaching Scheme					Code:		1502D
	Teachi	ng Scheme	1		Evaluation	n Scheme	
	Lecture	Hours Credit IE1			IE2	<b>ETE</b> 50	<b>Total</b> 100
	3	3	3	20	30		
	nowledge of	mbedded system	as control syst	ems, communicat	on engineering	Is Essential	
)bjecti		moedded system	ns, control syst	ems, communicat	ion engineering,	15 Essential.	
1.		design and mod	lel various auto	omotive control s	stems using Mo	odel based deve	elopment
2.	-	ious communica	tion systems v	vired and wireless	protocols used i	n vehicle netwo	orking
3.			-	logies for future			orning.
<i>4</i> .	-			1 Time-frequency	transforms requ	red for biomed	lical processing
	and data mining		- recound and	Internet	- and of this requ		Procosing
5.			nding of Bioel	ectric signals, ele	ctrodes and its d	ynamics	
6.	To introduce bio	omedical pre-pro	ocessing metho	dolog <mark>ies, in</mark> strum	entation and its a	pplications.	
Outcon		/	nin		90		
	arning the course				0	0	
1.	-			chitectural overvi			
2.	-			ds an <mark>d Proto</mark> cols a		nology to AD.	AS
3.	•	0		tem and AUTOS.			
4.	Understand con abnormal state	cept of bio-elect	ric signals such	n as EE <mark>G,</mark> ECG ar	d EMG and its 1	elevance for no	ormal and
	autormar state						
5.		e pre-processing	system require	ed for medical sign	al processing a		
6.	Design real time Design automat			ed for medical sign as used in society		nd medical ima	ging.
6. <b>Detaile</b> e	Design real time					nd medical ima	ging. ne challenges
6.	Design real time Design automat					nd medical ima	ging. ne challenges <b>Duration</b>
6. <b>Detaile</b> e	Design real time Design automat d Syllabus: Description	ed, handheld em	bedded system	is used in society	for addressing he	nd medical ima ealth and hygies	ging. ne challenges
6. <b>Detaile</b> e	Design real time Design automat d Syllabus: Description Automotive F	ed, handheld em Embedded syste	ems , Standar	is used in society : rds and Protoco	or addressing he	nd medical image ealth and hygies to functional	ging. ne challenges <b>Duration</b>
6. <b>Detaile</b> e	Design real time Design automat Syllabus: Description Automotive H building block	ed, handheld em E <b>mbedded syste</b> s of embedded s	ems , Standar	is used in society rds and Protoco ia to choose the ri	or addressing he s: Introduction ght microcontro	nd medical image ealth and hygies to functional ller/processor	ging. ne challenges Duration H
6. Detaileo Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut	ed, handheld em Embedded syste s of embedded s omotive applica	ems , Standar systems, Criteri tions, The need	is used in society : rds and Protoco	s: Introduction ght microcontro N, CAN, KWP2	to functional ller/processor 000 & J1939,	ging. ne challenges <b>Duration</b>
6. Detaileo Unit	Design real time Design automat d Syllabus: Description Automotive H building block for various aut FlexRay, Test	ed, handheld em Embedded syste s of embedded s omotive applica	ems , Standar systems, Criteri tions, The need diagnostics to	ns used in society rds and Protoco ia to choose the ri d for Protocol, LI	s: Introduction ght microcontro N, CAN, KWP2	to functional ller/processor 000 & J1939,	ging. ne challenges Duration H
6. Detaileo Unit	Design real time Design automat d Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle	ed, handheld em Embedded syste s of embedded s comotive applica calibration and network simulat	ems , Standar systems, Criter tions, The need diagnostics to ion	rds and Protocolia to choose the rid of the protocol, LI bools for networking	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic	to functional ller/processor 000 & J1939, systems like	ging. ne challenges Duration H
6. Detaileo Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Adva	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A	rds and Protocol ia to choose the rid of for Protocol, LI pols for networkin assistance System	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad	to functional ller/processor 000 & J1939, systems like vanced driver	ging. ne challenges Duration H
6. Detaileo Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Adva ems, Radar Tech	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy	ts used in society rds and Protocol ia to choose the ri d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems,	to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor	ging. ne challenges Duration H
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology au	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic ogy, Night Vision	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C	to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor other Sensors,	ging. ne challenges Duration H 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology au	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo	ts used in society rds and Protocol ia to choose the ri d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C	to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor other Sensors,	ging. ne challenges Duration H 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology an Use of Sensor	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic ogy, Night Vision	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy	ad medical ima, ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor other Sensors, stems	ging. ne challenges Duration H 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology an Use of Sensor Intelligent	ed, handheld em Embedded syste s of embedded s comotive applica calibration and network simulat ology for Advat ems, Radar Tech nd Systems, Can Data Fusion, Inte Transportation	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A nology and Sy mera Technolo egration of Ser Systems	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin ssistance System ystems, Ultrasonic ogy, Night Vision nsor Data to On-B	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy R: Vehicle-te	to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor ther Sensors, stems	ging. ne challenges Duration H 8 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology an Use of Sensor Intelligent Communication	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car Data Fusion, Int Transportation on for Intellige	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems nt Transporta	rds and Protocol ia to choose the ri d for Protocol, LI pols for networkin ssistance System ystems, Ultrasonic ogy, Night Vision nsor Data to On-B and AUTOSA	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy R: Vehicle-to TS), Safety ar	ad medical image ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensors, ther Sensors, stems	ging. ne challenges <b>Duration</b> H 8
6. Detailed Unit 1. 2.	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology au Use of Sensor Intelligent Communication applications, U	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car Data Fusion, Int Transportation on for Intellige	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems nt Transporta	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic ogy, Night Vision asor Data to On-B and AUTOSA tion Systems (I astituent elements	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy R: Vehicle-to TS), Safety ar	ad medical image ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensors, ther Sensors, stems	ging. ne challenges Duration H 8 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology au Use of Sensor Intelligent Communication applications, U	ed, handheld em Embedded syste s of embedded s comotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car Data Fusion, Inte Transportation on for Intellige Use cases, AUT	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems nt Transporta	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic ogy, Night Vision asor Data to On-B and AUTOSA tion Systems (I astituent elements	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy R: Vehicle-to TS), Safety ar	ad medical image ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensors, ther Sensors, stems	ging. ne challenges Duration H 8 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology au Use of Sensor Intelligent Communication applications, U methodology a	ed, handheld em Embedded syste s of embedded s omotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car Data Fusion, Int Transportation on for Intellige Use cases, AUT and implementati	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems nt Transporta TOSAR : Con ions Case stud	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic ogy, Night Vision asor Data to On-B and AUTOSA tion Systems (I astituent elements	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy <b>R:</b> Vehicle-to TS), Safety an of AUTOSAR	ad medical image ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensors, stems p-X (V2X) d non-safety , AUTOSAR	ging. ne challenges Duration H 8 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology au Use of Sensor Intelligent Communicatio applications, U methodology au	ed, handheld em Embedded syste s of embedded s comotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car Data Fusion, Inte Transportation on for Intellige Use cases, AUT and implementati Origins of Bio rding Electrodes	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems nt Transporta TOSAR : Con ions Case stud selectric signal s- Silver-silver	rds and Protocol ia to choose the rid d for Protocol, LI bols for networkin assistance System ystems, Ultrasonic ogy, Night Vision and AUTOSA tion Systems (Instituent elements y : e vehicles s, Electrocardiog r Electrodes, Ele	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy <b>R:</b> Vehicle-to TS), Safety ar of AUTOSAR	ad medical ima, ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor other Sensors, stems o-X (V2X) d non-safety , AUTOSAR ectromyogram G, EEG and	ging. ne challenges Duration H 8 8
6. Detailed Unit	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology ar Use of Sensor Intelligent Communication applications, U methodology a EMG; electroo	ed, handheld em Embedded syste s of embedded s comotive applica calibration and network simulat ology for Advar ems, Radar Tech nd Systems, Car Data Fusion, Inte Transportation on for Intellige Use cases, AUT and implementati Origins of Bio rding Electrodes des types and so	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems at Transporta COSAR : Con ions Case stud eelectric signal s- Silver-silver election of Se	rds and Protocol ia to choose the rid d for Protocol, LI pols for networkin assistance System ystems, Ultrasonic ogy, Night Vision and AUTOSA tion Systems (In astituent elements y : e vehicles s, Electrocardiog r Electrodes, Ele- nsors and Record	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy R: Vehicle-to TS), Safety ar of AUTOSAR	ad medical ima, ealth and hygies to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor ther Sensors, stems D-X (V2X) d non-safety , AUTOSAR ectromyogram G, EEG and es: Electrode-	ging. ne challenges Duration H 8 8
6. Detailed Unit 1. 2. 3.	Design real time Design automat Syllabus: Description Automotive H building block for various aut FlexRay, Test ECU, Vehicle Sensor Techn assistance syst Technology an Use of Sensor Intelligent Communication applications, U methodology a Introduction: (EMG); Record EMG; electroot tissue interface	ed, handheld em Embedded syste s of embedded s comotive applica calibration and network simulat ology for Advar ems, Radar Tech ad Systems, Car Data Fusion, Inte Transportation on for Intellige Use cases, AUT and implementati Origins of Bio rding Electrodes des types and s e, polarization,	ems , Standar systems, Criteri tions, The need diagnostics to ion nced Driver A mology and Sy mera Technolo egration of Ser Systems at Transporta COSAR : Con ions Case stud electric signal s- Silver-silver election of Se skin contact	rds and Protocol ia to choose the rid d for Protocol, LI bols for networkin assistance System ystems, Ultrasonic ogy, Night Vision and AUTOSA tion Systems (Instituent elements y : e vehicles s, Electrocardiog r Electrodes, Ele	s: Introduction ght microcontro N, CAN, KWP2 ng of electronic s: Basics of Ad Sonar Systems, Technology, C oard Control Sy R: Vehicle-to TS), Safety ar of AUTOSAR ram (ECG), Electrodes for EC rding Electrode cts of artifacts,	to functional ller/processor 000 & J1939, systems like vanced driver Lidar Sensor ther Sensors, stems D-X (V2X) d non-safety , AUTOSAR cctromyogram G, EEG and es: Electrode- Silver-Silver	ging. ne challenges Duration H 8 8 8 8

5.	<b>Signal processing for ECG</b> : ECG signal origin, ECG parameters-QRS detection different techniques, ST segment analysis. Signal averaging: Basics of signal averaging, Signal averaging as a digital filter, A typical averager, Software and limitations of signal averaging. Adaptive Filtering: Introduction, General structure of adaptive filters, LMS adaptive filter, adaptive noise cancellation, Spectral Estimation: Introduction and methods	6
6.	<b>Medical Imaging:</b> Magnetic Resonance Imaging: Introduction, principles of MRI and fMRI, MRI instrumentation, image acquisition and reconstruction techniques, Application of MRI. <b>Data Acquisition and Case studies:</b> Introduction, Measurement and Automation Explorer, DAQ Assistants, Analysis Assistants. Biomedical toolkit- ECG signal acquisition & feature extraction, Patient Monitoring Systems, Intelligent Health care system, Telemedicine	7
		45

**Text Books:** 

- 1. William B. Ribbens, -Understanding Automotive Electronics- An Engineering Perspectivel, Seventh edition, Butterworth-Heinemann Publications.
- 2. Nicolas Navet Automotive Embedded Systems Handbookl, by, CRC press
- 3. J.C. Proakis& M.G. Manslakis Digital Signal Processing: Principles, Algorithms & Application, , PHI

4. Arnon Cohen, Biomedical Signal Processing Time and Frequency Domains Analysis (Volume I), , Edition, 1986, CRC press, ISBN: 978-1-111-42737-5.

5. D.C.Reddy, Biomedical Signal Processing Principles and Techniques, Tata McGraw-Hill, ISBN: 978-1-111-42737-5, 2012.

#### **Reference Books:**

- 1. Frank Vahid and Tony Givargis -Embedded System Design: A unified Hardware / Software Introduction || -, Wiley India Publishers.
- 2. Patrick R. Schaumont A Practical Introduction to Hardware/Software Co-Designl-, Springer Publishers.
- 3. G. Meyer, J. Valldorf and W. Gessner: "Advanced Microsystems for Automotive Applicationsl, Springer.
- 4. AUTOSAR Documentation [on line]. Available on: www.autosar.org
- 5. R. S. Khandpur, Handbook of Biomedical Instrumentation, 3 rd Edition, 2011, Tata Mc Graw-Hill, ISBN: 9780070473553. "Knowledge Brings Freedom"
- 6. Willis J. Tompkins, Biomedical Digital Signal Processing, , edition, 2000, PHI, ISBN: 978-1-111-42737-5
- 7. E.S. Gopi, Digital Signal Processing for Medical Imaging Using Matlab, Springer, 2013.

Program					<i>a</i> .			
Course :	Professional El		Code : MET 1503					
	Teaching Schen	ne	Evaluation Scheme					
Practic	al Hours	Credit	TW	PR	OR	Total		
2	2	1	50		50	50		
rior Knov	wledge of			•				
1. B	asics of VLSI Design I	Flow, Basics of F	PGA, Basics of Er	nbedded Syste	ems and Compu	ter Network		
<b>2.</b> B	asics of VHDL, Embed	dded C, Python ar	nd MATLAB <b>Is Es</b>	sential.				
Objectives								
	provide students impl			•				
	develop comprehensi		•		•			
	•	•		s related to	ASIC/FPGA de	esign and implementation		
	explore processor des	• • •	-					
	enhance programming			LSI and Embe	dded Systems			
	: On completion of the nderstand significance			nnincinle				
	nplement an architectu							
	-	U			ng the design fla	ow and providing improve		
	roductivity in VLSI sys			5 III autoinatii	ig the design in	ow and providing improve		
	evelop, simulate and in		lgorithms for integ	ration of proc	essor design.			
~ D								
5. Pi	rogram various applica	tions using Front	End and Backend	Tools, MATI	LAB, Python and	d C.		
	rogram various applica ompare and select Lini	•			•			
	ompare and select Linu	•			•			
6. C	ompare and select Linues : 1. Total 6 experiment	ux and embedded	Linux utilities wit	h respect to re	eal time applicat			
6. C	ompare and select Linues: 1. Total 6 experime Introduction from	ux and embedded nts to be conducte n Part A and Part	Linux utilities wit	h respect to re	eal time applicat	ions.		
6. C Guidelin	<ul> <li>ompare and select Linu</li> <li>es:</li> <li>1. Total 6 experime Introduction from</li> <li>2. Total 8 experime</li> </ul>	ux and embedded nts to be conducte n Part A and Part	Linux utilities wit	h respect to re	eal time applicat	ions.		
6. C Guidelin	<ul> <li>ompare and select Linu</li> <li>es:</li> <li>1. Total 6 experime Introduction from</li> <li>2. Total 8 experime</li> <li>Syllabus:</li> </ul>	ux and embedded nts to be conducte n Part A and Part nts of 30 hours.	Linux utilities wit ed along with one o B.	h respect to re	eal time applicat	ions. nd Software training and		
6. C Guidelin	<ul> <li>ompare and select Linu</li> <li>es:</li> <li>1. Total 6 experime Introduction from</li> <li>2. Total 8 experime</li> <li>Syllabus:</li> </ul>	ux and embedded nts to be conducte n Part A and Part nts of 30 hours.	Linux utilities wit	h respect to re	eal time applicat	ions. nd Software training and		
6. C Guidelin Detailed	ompare and select Linues: 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi	ux and embedded nts to be conducte n Part A and Part nts of 30 hours.	Linux utilities with ed along with one of B. Signal Processing	h respect to re experiment of and Process	eal time applicat for Hardware at <b>or Design ( AN</b>	ions. nd Software training and		
6. C Guidelin Detailed Expt.	ompare and select Linues: 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description	ux and embedded nts to be conducte n Part A and Part nts of 30 hours. ive 1- Advanced rify linear and Cin	Linux utilities with ed along with one of B. Signal Processing reulation convolution	h respect to re experiment of and Process on using MA	eal time applicat for Hardware at <b>or Design ( AN</b>	ions. nd Software training and		
6. C Guidelin Detailed Expt. 1.	ompare and select Linues: 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and ver	ux and embedded nts to be conducte n Part A and Part nts of 30 hours. <b>ive 1- Advanced</b> rify linear and Cir ecimation and Inte	Linux utilities with ed along with one of B. Signal Processing reulation convolution erpolation using M	h respect to re experiment of and Process on using MA ATLAB	eal time applicat for Hardware at <b>or Design ( AN</b>	ions. nd Software training and		
6. C Guidelin Detailed Expt. 1. 2.	ompare and select Linues: 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and very Implementation of Description	ux and embedded nts to be conducte n Part A and Part nts of 30 hours. ive 1- Advanced rify linear and Cin ecimation and Inte eal-Time ECG QF	Linux utilities with ed along with one of B. Signal Processing reulation convolution erpolation using M RS Detection using	h respect to re experiment of and Process on using MA ATLAB Simulink	eal time applicat for Hardware a or Design ( AN TLAB	ions. nd Software training and Y Three)		
6. C Guidelin Detailed Expt. 1. 2. 3.	ompare and select Linu es : 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and ver Implementation of De Implementation of Re Implementation of Au	ux and embedded nts to be conducted n Part A and Part nts of 30 hours. ive 1- Advanced s rify linear and Cin ecimation and Inte eal-Time ECG QR udio/Image /Video	Linux utilities with ed along with one of B. Signal Processing reulation convolution erpolation using M RS Detection using	h respect to re experiment of and Process on using MA (ATLAB Simulink Digital Signa	eal time applicat for Hardware a or Design ( AN TLAB I Processor usin	ions. nd Software training and Y Three) g DSP Processor		
6. C Guidelin Detailed Expt. 1. 2. 3.	ompare and select Linues: 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and very Implementation of Description of Au Part A: Part A:	ux and embedded nts to be conducte n Part A and Part nts of 30 hours. ive 1- Advanced s rify linear and Cin ecimation and Inte eal-Time ECG QF adio/Image /Video Elective 1- Micro	Linux utilities with ed along with one of B. Signal Processing reulation convolution erpolation using M RS Detection using to processing using oelectronic Devic	h respect to re experiment of and Process on using MA (ATLAB Simulink Digital Signa es and Model	eal time applicat for Hardware an or Design ( AN TLAB I Processor usin lling ( ANY Thi	ions. nd Software training and Y Three) g DSP Processor ree)		
6. C Guidelin Detailed Expt. 1. 2. 3. 4.	ompare and select Linues: 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and very Implementation of Description of Au Part A: Part A:	ux and embedded nts to be conducted n Part A and Part nts of 30 hours. ive 1- Advanced S rify linear and Cin ecimation and Inte eal-Time ECG QR adio/Image /Video Elective 1- Micro	Linux utilities with ed along with one of B. Signal Processing reulation convolution erpolation using M RS Detection using poprocessing using opelectronic Devic n model paramete	h respect to re experiment of and Process on using MA (ATLAB Simulink Digital Signa es and Model rs, from the pa	eal time applicat for Hardware an or Design ( AN TLAB I Processor usin lling ( ANY Thr arameters studer	ions. nd Software training and Y Three) g DSP Processor ree) nts will reproduce I-V		
6. C Guidelin Detailed Expt. 1. 2. 3. 4. Expt.	ompare and select Linu es : 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and ver Implementation of Dec Implementation of Rec Implementation of Au Part A: Description Characterize n-MOSE characterize p-MO	ux and embedded nts to be conducted n Part A and Part nts of 30 hours. ive 1- Advanced rify linear and Cin ecimation and Inte cal-Time ECG QR udio/Image /Video Elective 1- Micro FET with the give ce the model with OSFET with the g	Linux utilities with ed along with one of B. Signal Processing reculation convoluti erpolation using M RS Detection using oprocessing using oelectronic Devic n model paramete a any other SPICE given model paramete	h respect to re experiment of and Process on using MA ATLAB Simulink Digital Signa es and Model rs, from the pa model. Comp eters, from th	eal time applicat for Hardware at or Design ( AN TLAB Il Processor usin lling ( ANY Thu arameters studer bare both the I-V e parameters stu	ions. nd Software training and Y Three) g DSP Processor ree) nts will reproduce I-V		
6.       C         Guidelin         Detailed         Expt.         1.         2.         3.         4.         Expt.         1.         2.         3.         4.         1.         1.         1.	ompare and select Linu es : 1. Total 6 experime Introduction from 2. Total 8 experime Syllabus: Part A: Electi Description To implement and ver Implementation of Dec Implementation of Rec Implementation of Au Part A: Description Characterize n-MOSE characteristics. Replace	ux and embedded nts to be conducted n Part A and Part nts of 30 hours. <b>ive 1- Advanced</b> rify linear and Cin ecimation and Inte cal-Time ECG QR adio/Image /Video Elective 1- Micro FET with the give ce the model with DSFET with the g	Linux utilities with ed along with one of B. Signal Processing reculation convoluti erpolation using M RS Detection using oprocessing using oelectronic Devic n model paramete a any other SPICE iven model paramete	h respect to re experiment of and Process on using MA (ATLAB Simulink Digital Signa es and Model rs, from the pa model. Comp eters, from th	eal time applicat for Hardware at or Design ( AN TLAB Il Processor usin lling ( ANY Thi arameters studer bare both the I-V e parameters studer mpare both the d	ions. nd Software training and <b>Y Three)</b> g DSP Processor ree) nts will reproduce I-V ' characteristics. udents will reproduce I-V		

	Part A: Elective 1- CAD Algorithms for VLSI Design (ANY Three)
Expt.	Description
1.	Design, synthesis, simulation and implementation of 4 bit ALU on Xilinx and download onto FPGA.
2.	Introduction to layout design rules Layout, physical verification, placement & route and static timing analysis for CMOS inverter
3.	Layout, physical verification, placement & route and static timing analysis for CMOS NOR and NAND gate
4.	Introduction to SPICE simulation and coding of NMOS/CMOS circuit
	Part A: Elective 1- Embedded Networking (ANY Three)
Expt.	Description
1.	Interfacing SD card to LPC2148 using SPI
2. 3.	Interfacing EEPROM to LPC2148 using I2C protocol
	Interfacing GSM with LPC2148 for sending and receiving message and voice call
4.	Interfacing GPS with LPC2148 for finding current location latitude and longitude values
	Part A: Elective 1- Advanced Devices and modeling for VLSI( Any Three)
Expt.	Description
1.	Demonstration of Implementation of Fin Fet in Microwind
2.	Implementation of Basic gate using QCAD
3.	Case study on SET for Ultra low power Design.
4.	To design and plot the static (VTC) and dynamic characteristics of a digital CMOS inverter using Shaksha Virtual Lab INDIAN INSTITUTE OF TECHNOLOGY GUWAHATI
	Part B: Elective 2- System on Chip( ANY Three)
Expt.	Description
1.	Design, simulate and implement FSM on PLD for detection of either of input sequence $X = 1001$ , What is effect on area, speed, fan out and power by implementing this design using different state encoding styles?
2.	Design and implement MOD4 counter on PLD and verify multi-clock operations
3.	Design and implement FSMD for Euclids GCD
4.	Implement temperature logging system as a co-design by Interfacing FPGA &µC
	Part B: Elective 2- Embedded Processor Architecture and Design (ANY Three)
Expt.	Description
1.	Design and implement MAC Unit on PLD
2.	Design and implement CPU on PLD
3.	Design and implement Carry look-ahead generator on PLD
4.	Design and implement 4 bit processor for 4 arithmetic and 4 logical operations.
	Part B: Elective 2- System Design with Embedded Linux (ANY Three)
Expt.	Description
1.	Boot loader compilation and downloading on Target board.
2.	Download pre-compiled Linux kernel images on Target board. Configure and
	boot an embedded Linux relying on block storage
3.	Develop character device driver for GPIO.
4.	Write a program for External Interrupt Handling.
	Part B: Elective 2- Embedded System Applications (ANY Three)
Expt.	Description
	I Introduction to Simulink and Sim Driveline for modelling an automotive control system.
	Implement any one application prototype using Simulink from below: Adaptive cruise control, Engine Management System, Power windows and automotive lighting system, etc.

	3. Design and implement DWT for EEG / ECG Signal Processing using MATLAB / Python
	4. Design and implement real time invasive/ non-invasive glucose measurement system using PSoC or OMAP
Text Boo	
1.	G. D. Micheli, Synthesis and Optimization of Digital Circuits. McGraw Hill,1994.
2.	Doug Abbott Linux for Embedded and Real-time Applications, Newnes, Elsevier, 2003.

Doug Abbott, Linux for Embedded and Real-time Applications, , Newnes, Elsevier,2005.
 Xilinx ISE Simulation Guide :<u>https://www.xilinx.com/support/documentation/sw\_manuals/xilinx14\_7/sim.pdf</u>
 MATLAB user guide :<u>https://in.mathworks.com/help/pdf\_doc/matlab/index.html?s\_tid=mwa\_osa\_a</u>

Program:			bedded Systems		Semester :	1
Course :		kill Development	Lab-ICode :MET1405Evaluation Scheme			
	Teaching Schen			Evali	lation Scheme	
Practical	Hours	Credit	TW	PR	OR	Total
2	2	1	50			50
<b>Prior Knov</b> Basics of C	, MATLAB, Python,	VHDLIs Essentia	al.			
2. To 3. To	: • strengthen the softw • strengthen the hardw • develop knowledge atform.	ware programming	skills of thestuder	nts.	ment it on VLS	I and Embedded
Outcomes:		1	1			
	ng the course the stunderstand all the prog			nbedded Svs	tems	
	esign real time applic	-		•		
	derstand IC design a	0				
Guidelines	e					
	• periments to be condu	ucted are any three	e from Experime	nt 1-4 and a	v three from a	experiment5-8.
-	experiments 16hou	-	-		III 00 II 011 V	
Detailed Sy	-		and o are compe	11501 y)		
Detunea B	114.5451	Sk	ill Development I	Lab		
Expt.	Description		•			
_	-					
1.	Execute the Xilinx Is examples on FPGA	SE tool design flow	v and verify for va	rious modell	ing styles of VI	HDL with suitable
2.	Execute Vivado tool		-	-		
3.	Explore any two eva Bluetooth , WAN, I2			interfacing w	ith atleast two	I/O modules such as
4.	Execute Mentor grap	phics Tool HEP-I a	nd HEP-II Design	Flow with si	mple example.	
5.	Explore MATLAB	Fool for adding nev	w Toolbox and ava	ulable librari	es and execute	HDL
5.	coder flow and Syste	em Generator flow	of MATLAB for	VHDL conve	rsion.	
6.	Explore ARM9/ AR	M cortex Board us	ing Embedded Lin	ux and interf	ace simple I/O	s
		· ·				spberry Pi or Arduino
8. References	Explore Code Comp	oser Studio and Ol	MAP 138 board fo	r simple appl	ication.	
<ol> <li>Xilinx</li> <li>MATL</li> <li>Wivade</li> <li>https://www</li> <li>System</li> <li>https://www</li> <li>OMAF</li> <li>https://www</li> </ol>	ISE Simulation Guid AB user guide : <u>http:</u> b User Guide: w.xilinx.com/support Generator User Ma w.xilinx.com/suppor VUser Guide w.ti.com/lit/ug/spruh	s://in.mathworks.co /documentation/sw nual t/documentation/sw n77c/spruh77c.pdf	om/help/pdf_doc/r /_manuals/xilinx2	natlab/index. 020_1/ug904	html?s_tid=mv -vivado-impler	va_osa_a
6. User M	Ianual Code Compos	ser Studio:				
	ware-dl.ti.com/ccs/es					

# Course Syllabus Semester-II

		LSI& Embed	ded Systems)		Semester:	П	
Course:					Code:	<b>MET24</b> (	
	Teachii	ngScheme			Evalu	ation Scher	ne
Lectur	re Credit	Hours	IE1	IE2	ETE	Т	otal
3	3	3	20	30	50	10	0
Basic s essent Dbjecti 1. 2. 3. Dutcom	ves: Explain theconcep Demonstrate desig Describe the conce es: arning the course 1. Describe the 2. Design curren 3. Design single	pts of analog cir gn principles an ept of stability a , <b>the students s</b> small signal mo nt sources and v e-ended differen	rcuits design usin ad techniques of ( and explain meth should be able to odels MOS techno voltage references ntial amplifiers	g MOS small sig CMOS sub-circu ods of frequency	its and CMOS Amp	lifiers	
Detailed	5. Explain differ		of frequency cor on and analysis c		acitor circuits	Mool I	
Unit	Description	3				3	Duration h
1.	design considera	tions, The MO eling: MOS tra	DS Transistor, P ansistor Low fr	Passive Compor equency MOSF	sign, Analog integra nents- Capacitor & ET Models, High SFETION	k Resistor	8
2.		inks and mirro	r, Basic current		sistor, Current Sour e current mirror, C		6
3.	current-source lo Cascode stage, F	oad, triodeload, Folded Cascode simulation of CN	, source degener stage. Frequency	ration), source f	e load, diode conne follower, common- S stage, CD stage, erformance's matric	gate stage, CG stage,	8
4.	<b>CMOS Differen</b> <b>Quantitative An</b> Differential signa	tial Amplifier: alysis of Differ aling: Differenti OS Differential	rential pair, Cor ial to single ender amplifier with cu	<b>nmon Mode res</b> d conversion, sou	<b>Dperation, Qualitat</b> <b>ponse, Gilbert Cell</b> urce coupled pair, C d, small signal analy	l. urrent	8
5.	<b>CMOS Operatio</b> Amplifier, Desig	onal Amplifier: n procedure of t nse of Op-Ampl	Block diagram two stage Op An	nplifier, Compen	Ideal characteristics sation of Op-Ampli of various topologi	fier,	7
6.	Advanced Oper feedback techniq	ational Amplif ues, high gain c	pamp architectu		e op-amps, common		8
	Switched Capaci		Basic operation a	nd analysis of Sv	witched Capacitor C	ircuits,	

### **Text Books:**

- 1. Behzad Razavi, Design of Analog CMOS Integrated Circuits, Boston: McGraw Hill, 2001.
- 2. D.A. Johns and K. Martin, Analog Integrated Circuit Design, New York: Wiley, 1997. P.E.

## **Reference Books:**

- 1. Allen and D.R. Holberg, CMOS Analog Circuit Design, 2nd Ed., Oxford University Press, 2002.
- 2. P.R. Gray, P.J. Hurst, S.H. Lewis, and R.G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed., New York: Wiley, 2001.



Program	: M. Tech. (E&T	C)-VLSI and Embe	dded Systems		Semester :	
Course :	Embedded Syste	em Programming		С	ode :	MET2407
	Teaching Sche	me		Evalua	ation Scheme	
Lecture	e Credit	Hours	IE1	IE2	ЕТЕ	Total
3	3	3	20	30	50	100
Prior Kr	nowledge of					
Embedde	ed System Design is esse	ential				
Objectiv	es:					
1.	To explain the need of p	programming to desig	gn an application	n specific syste	ms.	
2.	To explicate concepts of	f hardware for embed	ded application	1.		
3.	To introduce role of RT	OS in design and im	plementation of	real time syste	m.	
4.	To provide insights of o	pen source platform	for embedded s	ystem		
Outcom	es:	ninch			0	
	rning the course the stud	lents should be able t	to:			
	Understand need and we			in embedded S	system	
	Analyze the hardware –	S Total /				stem.
	Apply knowledge of det			-	101	stern.
1		tining process and fa-	sk in multi-task	ing application		
						)S-II
4.	Develop real-time algor	ithm for task schedul	ling and inter-p	cocess commun	ication using uCC	OS-II.
4. 5.	Develop real-time algor Analyze the features and	ithm for task schedul d principle of Embed	ling and inter-pi ded Linux over	cocess commun		DS-II.
4. 5. 6.	Develop real-time algor	ithm for task schedul d principle of Embed	ling and inter-pi ded Linux over	cocess commun	ication using uCC	DS-II.
4. 5. 6.	Develop real-time algor Analyze the features and Design Android based s	ithm for task schedul d principle of Embed small application mod	ling and inter-pi ded Linux over	cocess commun Linux OS.	ication using uCO	DS-II. Duratior (Hrs)
4. 5. 6. Detailed Unit	Develop real-time algor Analyze the features and Design Android based s Syllabus:	ithm for task schedul d principle of Embed small application mod	ling and inter-pr ded Linux over dules.	cocess commun Linux OS.	ication using uCO	Duration
4. 5. 6. Detailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description	ithm for task schedul d principle of Embed small application mod "Knowled RTOS	ling and inter-prided Linux over dules.	cocess commun Linux OS.	ication using uCO	Duration (Hrs)
4. 5. 0. Detailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and D	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches	ling and inter-pu ded Linux over dules. dge Bring and consideration	cocess commun Linux OS.	ication using uCC	Duration (Hrs)
4. 5. 0 Detailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of	ling and inter-pu ded Linux over dules. dge Bring and consideration of RTOS, diffe	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C	ication using uCO	Duration (Hrs) and ng, 7
4. 5. 0 Detailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept	ithm for task schedul d principle of Embed mall application mod "Knowle RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi	ling and inter-pu ded Linux over dules. dge Bring and consideration of RTOS, diffe	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C	ication using uCO	Duration (Hrs) and ng, 7
4. 5. 0. Detailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept Inter-process communic scheduling algorithms, o	ithm for task schedul d principle of Embed mall application mod "Knowle RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi	ling and inter-pu ded Linux over dules. dge Bring and consideration of RTOS, diffe	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C	ication using uCO	Duration (Hrs) and ng, 7
4. 5. 0etailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept Inter-process communic scheduling algorithms, of Concepts of RTOS: Tasks and Task states, Ta	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi commercial RTOS. ask Creation, Inter	ling and inter-puided Linux over dules. dge Bring and consideration of RTOS, diffe ice drivers, pro	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C tection mechar unication: Sen	ication using uCO shared resources a POS (Multitaski hism etc.), real ti haphores, Shared	Duration (Hrs) and ng, 7
4. 5. <b>Detailed</b> Unit 1. 2.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept Inter-process communi- scheduling algorithms, o Concepts of RTOS: 'asks and Task states, Ta ata, Message queues, M	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi commercial RTOS. ask Creation, Inter fail boxes and Pipes,	ling and inter-produced Linux over dules.	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C tection mechan unication: Sen gement, Interru	ication using uCO mon Shared resources a POS (Multitaski hism etc.), real ti haphores, Shared pt routines, Hard	and ng, <b>7</b> me
4. 5. <b>Detailed</b> Unit 1. 2.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept Inter-process communic scheduling algorithms, of Concepts of RTOS: Tasks and Task states, Ta	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi commercial RTOS. ask Creation, Inter fail boxes and Pipes,	ling and inter-produced Linux over dules.	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C tection mechan unication: Sen gement, Interru	ication using uCO mon Shared resources a POS (Multitaski hism etc.), real ti haphores, Shared pt routines, Hard	and ng, <b>7</b> me
4. 5. 0 Detailed Unit 1.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept Inter-process communi- scheduling algorithms, o Concepts of RTOS: 'asks and Task states, Ta ata, Message queues, M	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi commercial RTOS. ask Creation, Inter fail boxes and Pipes,	ling and inter-produced Linux over dules.	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C tection mechan unication: Sen gement, Interru	ication using uCO mon Shared resources a POS (Multitaski hism etc.), real ti haphores, Shared pt routines, Hard	and ng, 7
4. 5. 0etailed Unit 1. 2. 3.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and I Real time system, types related issues, Concept Inter-process communic scheduling algorithms, of Concepts of RTOS: Tasks and Task states, Ta ata, Message queues, M ceal-time scheduling, Po	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi commercial RTOS. ask Creation, Inter fail boxes and Pipes, ower saving, Device	ling and inter-produced Linux over dules.	cocess commun Linux OS. IS Freedo ons, Usage of S rences from C tection mechan unication: Sen gement, Interruj es, Driver Me	ication using uCG	Duration (Hrs) and ng, 7 me on. 8 8
4. 5. 0etailed Unit 1. 2. 3.	Develop real-time algor Analyze the features and Design Android based s Syllabus: Description Real time system and Real time system, types related issues, Concept Inter-process communi- scheduling algorithms, on Concepts of RTOS: Tasks and Task states, Ta ata, Message queues, M ceal-time scheduling, Po pcos-II – RTOS:	ithm for task schedul d principle of Embed mall application mod "Knowled RTOS s, design approaches t of RTOS, Types of cation, Timers, Devi commercial RTOS. ask Creation, Inter fail boxes and Pipes, ower saving, Device 1 structure, data stru	ling and inter-product of Linux over dules.  dge Bring and consideration of RTOS, difference drivers, pro r task Commune Memory manage Driver Studie ucture, μcos-II	cocess commun Linux OS. IS Freedo ons, Usage of S rences from O tection mechan unication: Sen gement, Interrup es, Driver Mo	ication using uCO mon Shared resources a POS (Multitaski hism etc.), real ti haphores, Shared pt routines, Hard odule explanations sk management,	Duration (Hrs) and ng, 7 me 7 on. 8 time 8

Embedded Linux: Linux for embedded systems, embedded Linux development system, kernel	8
architecture and configuration, file systems, porting Linux on ARM architecture, boot loaders,	
tool utilities such as Minicomp, Busybox, Redboot, Libc, Device drivers-concept,	
architecture, types, sample character device driver.	
Android Operating System: Introduction to Android technology, Structure of Android	8
applications, Understanding Manifest, Working with Activities, Data stores, Network services	
and APIs, Intents, Content Providers and services, Advance Operations with Android, Case	
Studies: Telephony and SMS, Audio-Video using the Camera. Recent Trends in RTOS:	
Case studies- RTOS for Image Processing – Embedded RTOS for Network Communication, RTOS for fault-Tolerant Applications, RTOS for Control Systems.	
	6
Total	45
ooks:	
Rajkamal, Embedded Systems: Architecture, Programming and Design, Tata McGraw-H Education, 2008	lill
Labrossy J. J, Lawrence, –µC/OS-II, The real time Kernell, R & D Publication. (added)	
Hallinan Christopher, —Embedded Linux Primer: A Practical Real-World Approachl, Sec Edition, Pearson Education, 2006.	cond
	architecture and configuration, file systems, porting Linux on ARM architecture, boot loaders, tool utilities such as Minicomp, Busybox, Redboot, Libc, Device drivers-concept, architecture, types, sample character device driver. Android Operating System: Introduction to Android technology, Structure of Android applications, Understanding Manifest, Working with Activities, Data stores, Network services and APIs, Intents, Content Providers and services, Advance Operations with Android, Case Studies: Telephony and SMS, Audio-Video using the Camera. Recent Trends in RTOS: Case studies- RTOS for Image Processing – Embedded RTOS for Network Communication, RTOS for fault-Tolerant Applications, RTOS for Control Systems. Total moks: Rajkamal, Embedded Systems: Architecture, Programming and Design, Tata McGraw-H Education, 2008 Labrossy J. J, Lawrence, -μC/OS-II, The real time Kernell, R & D Publication, (added) Hallinan Christopher, —Embedded Linux Primer: A Practical Real-World Approachl, Ser

- 1. Frank Vahid and Tony Givargis, "Embedded system design: a unified hardware/software Introduction", Wiley, 2002.
- 2. Tanenbaum A S, —Modern Operating Systems<sup>II</sup>, 4e, Prentice Hall, 2015.
- 3. Chris Simmonds, "Master the techniques needed to build great, efficient embedded devices on Linux",
- 4. Dr Prasad K V K K, —Embedded Real Time Systems: Concepts, Design & Programming<sup>||</sup>, Dreamtech Publication, 2003.
- 5. Android Karim Yaghmour Embedded Android\_ Porting, Extending, and Customizing (Early Release) -O'Reilly, 2011
- 6. VxWorks Programmers Guide

Program		C)-VLSI and Emb	edded Systems		Semester: I	
Course :			-			1ET 2408
	Teaching Schen	ne		Evaluati	on Scheme	
Practic	al Hours	Credit	TW	PR	OR	Total
2	2	1	50		50	50
<b>Pre-requ</b> ront End ssential	Tools and Back End T	ools, C Language I	basics and Interfa	cing basics and	Operating Syste	ms basics is
	<ol> <li>To design and ana</li> <li>To measure perfor</li> <li>To understand the</li> <li>To study interfacing</li> </ol>	mance analysis of significance of RT	analog circuits OS in embedded	systems		
<b>Outcom</b> After lea		dents should be ab v of Mentor Graph thesis and Post syn need peripherals to	le to: ics and Xilinx for nthesis of the circu ARM based micr	uits ocontroller usin		5
	1. Total experiments Syllabus: Description		dvanced CMOS		- Sing	
1.	Design and prepare la	yout of MOS curre	ent sources and cu	rrent mirrors.	1 3	
2.	Design and simulation	n of common source	e amplifier.	62	-	
3.	To design, prepare lay			l amplifier for I	DC gain of 40 dE	3.
4.	Comment on UGB, pl	nase margin, CMR	R		4	
		B: Embedded Sys		ng and Real tin	me OS	
Expt.	Description	A 19		10-11-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1		
1.	Porting of ucos-II on with ucos-II on ARM		Implementation/V	erification of m	nultitasking (min	imum 03 tasks)
2.	Implementation of sen synchronization.	naphore with ucos	–II service ARM	7 controller for	resource manag	ement and
3.	Programming on mot	or control with exp	oloring on-chip PV	VM of Cortex b	ased microcontr	oller.
4.	Exercise on Porting o	f Linux on ARM9	board Writing sin	nple application	using embedded	d Linux on ARN
1.	ce Books: Allen and D.R. Holber P.R. Gray, P.J. Hurst, S ed., New York: Wiley	H. Lewis, and R.				

3. Dr Prasad K V K K, —Embedded Real Time Systems: Concepts, Design & Programmingl, Dreamtech Publication, 2003.

Progra Course		rable Compu	and Embedded	systems		nester : II MET2504	
Course		ng Scheme	ung		Evaluation		<b>n</b>
	Teachin				Evaluation		
	Lecture	Hours	Credit	IE1	IE2	ETE	Total
	3	3	3	20	30	50	100
	Knowledge of						
	of VLSI design Flov	w, Basics of F	PGA <b>Is Essentia</b>	l.			
Object		· · · · · ·	1.4.4				
	o understand variou o provide students t			fucconfigure	ommutina		
	o provide students i					iouration	
	o outline various ap					iguiution	
Outco		r	8 1	8			
	earning the course th	ne students sho	ould be able to				
1				outing and its in	ntegration on co	mputing pla	tforms
2			urable Processin			1 01	
3			e reconfigurable				
4			mulate and synth		des for reconfigu	urable archit	ectures.
5		figurable platfo	orms and SoPC	platforms			
	ed Syllabus:	121				51	D 42
Unit	Description					2.	Duration (Hrs)
1.	General overview	of computing	models Basic R	C concepts D	omains of RC <sup>.</sup> (	General	(IIIS)
1.	Purpose Computin						8
	Reconfigurable C					5	Ũ
2.	Architecture of Fi				ole Processing F	abric 🗇	
	(RPF) Architectur	res: Fine grain	ed, Coarse-Grain	ned		9	8
3.	Integration of RP	Einto Traditio	nol Computing	Sustana Farly	austama of		
з.	Reconfigurable co						8
4.	Reconfiguration M					anaging	7
5	reconfiguration pr						
5.	FPGA Design Flo Adaptive Multipre			le Chip: Introd	uction to SOPC,		8
6.	RC Applications:	-	-	with FPGAs	various applicati	ions and	
0.	use of reconfigur						6
	High-Performanc		S//	109 <sup>0</sup>		,	Ū
	Total						45
Text B							CA Based
<b>Fext B</b> 1.		Andre DeHon,	Reconfigurable	Computing: T	he Theory and P	ractice of FI	OA-Dascu
	Scott Hauck and A Computation, Mo	rgan Kaufman	n (Elsevier),200	8.	-		
	Scott Hauck and A Computation, Mo Bobda C. Introduc	rgan Kaufman ction to reconf	n (Elsevier),200 igurable comput	8.	-		
1. 2.	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science	rgan Kaufman ction to reconf	n (Elsevier),200 igurable comput	8.	-		
1. 2. <b>Refere</b>	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science nce Books:	rgan Kaufman ction to reconf & Business M	n (Elsevier),200 igurable comput edia;2007.	8. ing: architectur	res, algorithms, a	and applicati	ons.
2.	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science <b>nce Books:</b> M. Gokhale and F	rgan Kaufman ction to reconf <u>&amp; Business M</u> P. Graham, Rec	n (Elsevier),200 igurable comput edia;2007. configurable Con	8. ing: architectur	res, algorithms, a	and applicati	ons.
1. 2. <b>Refere</b> 1.	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science <b>nce Books:</b> M. Gokhale and F Programmable Ga	rgan Kaufman ction to reconf & Business M P. Graham, Rea ate Arrays, Spi	n (Elsevier),200 igurable comput edia;2007. configurable Cor inger,2005.	8. ing: architectur mputing: Accel	res, algorithms, a erating Compute	and applicati	ield-
1. 2. <b>Refere</b>	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science <b>nce Books:</b> M. Gokhale and F Programmable Ga Cardoso, Joao, an	rgan Kaufman ction to reconf & Business M P. Graham, Rea te Arrays, Spi d Michael Hül	n (Elsevier),200 igurable comput edia;2007. configurable Con inger,2005. oner, eds. Recont	8. ing: architectur nputing: Accel figurable comp	res, algorithms, a erating Compute	and applicati	ield-
1. 2. <b>Refere</b> 1.	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science <b>nce Books:</b> M. Gokhale and F Programmable Ga Cardoso, Joao, an codesign. Springe	rgan Kaufman ction to reconf & Business M P. Graham, Rea te Arrays, Spi d Michael Hül r Science & B	n (Elsevier),200 igurable comput edia;2007. configurable Con inger,2005. oner, eds. Recont usiness Media,2	8. ing: architectur nputing: Accel figurable comp 011.	erating Compute uting: from FPC	and applicati ation with F GAs to hardv	ield- vare/softwa
1. 2. <b>Refere</b> 1. 2.	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science <b>nce Books:</b> M. Gokhale and F Programmable Ga Cardoso, Joao, an	rgan Kaufman ction to reconf & Business M P. Graham, Rea te Arrays, Spi d Michael Hül r Science & B Marco D. Sar	n (Elsevier),200 igurable comput edia;2007. configurable Con inger,2005. oner, eds. Recont usiness Media,2	8. ing: architectur nputing: Accel figurable comp 011.	erating Compute uting: from FPC	and applicati ation with F GAs to hardv	ield- vare/softwa
1. 2. <b>Refere</b> 1. 2.	Scott Hauck and A Computation, Mo Bobda C. Introduc Springer Science <b>nce Books:</b> M. Gokhale and F Programmable Ga Cardoso, Joao, an codesign. Springe Hsiung, Pao-Ann, Verification. CRC	rgan Kaufman ction to reconf & Business M P. Graham, Rea te Arrays, Spi d Michael Hül r Science & B Marco D. Sar C Press,2018.	n (Elsevier),200 igurable comput edia;2007. configurable Con inger,2005. oner, eds. Recont usiness Media,2 ntambrogio, and	8. ing: architectur nputing: Accel figurable comp 011. Chun-Hsian H	res, algorithms, a erating Comput uting: from FPC uang. Reconfigu	and applicati ation with F GAs to hardv trable Syster	ions. ield- vare/softwa n Design ar

Program			and Embedded	Systems		nester : II	
Course:		bedded Systen	n	1	Code :		T2504B
		eaching Scheme			Evalua	tion Scheme	
L	ecture	Credit	Hours	IE1	IE2	ETE	Total
	3	3	3	20	30	50	100
	-	owledge of Em	bedded system, B	asics of Con	nputer Network Is	s Essential.	
Objective		1 (1 6)	<b>T</b> 1 1 1 1			• • • •	. 1
	nodeling.	amentals of Ic	of and embedded	i system inc	luding essence, ba	asic design st	rategy and proces
		udents a set o	f advanced topic	s in embedo	led IoT and lead	them to und	erstand research i
	etwork.		·····				
					low cost embedd		
					world application	n scenarios of	IoT along with
		nomic impact	using case studies	8			
Outcome		the students sh	ould be able to:				
1.	e			different or	omponents of IoT	based design	
2.		-	protocols and the		-	based design	
2. 3.			esign for IoT for s				
3. 4.		n societal chall	e	specified req	ullement		
4. 5.	e		0 0		dd LaTakallanaa		
5. 6.			chnologies and de		led to I chanlenge		
		fundamentals	of security inIoT,	Mr.		96	and
Detailed S Unit	Syllabus:		15	1			Duration
Omt	Description						(Hrs)
1. I	ntroduction to I	Embedded Syst	em and Internet of	of Things o I	Embedded System	s, IoT:	
					ion, Eme <mark>rgi</mark> ng Tre		8
					l design of IoT, Tl	hings of	
	Embedded IoT I		and Challenges, A	Applications			1 51
			ification, Process	specification	n, Domain model		
s	pecification, in	formation mod	el specification, S	Service speci	fications, IoT leve		8
					w specification, D	evice	
		integration, Ap	plication develop			- 1	1
	oT Protocols	ivity- BLE Me	sh & Bluetooth 7	TigBee & 7W	ave, ModBus& C	Freedo)	ŋ"
					net, LoRa& 6Low		7
	BACnet						
				- 01	nimism Creati	2002	S.
					Challenges for Seablishment, Acces		6
					Security model f		0
5			<u> </u>	ī			
			roduction to Clou	d Storage M	odels, Communica	ation API,	8
	WAMP: Autob						
	Cloud Connectiv	vity- REST AP	I, MQTT, JSON,	COAP, DL	AS, IPv4, IPv6		
6.	Cloud Offerings	- Xively Clou	d for IoT, Python	Web Applic	ation Framework:	: Django,	
						5 0 . 7	8
	Amazon web Se	ervices for IoT	, Skynet IoT Mes	saging Platic	orm.		
I			•		orm. g System, Air Pol	llution	


Total

### **Text Books:**

- 1. Arshdeep Bahga and Vijay Madisetti, Internet of Things: A Hands-on Approach, Universities Press, 2017.
- 2. Pethuru Raj and Anupama C. Raman, The Internet of Things: Enabling Technologies, Platforms, and Use Cases ,CRC Press, 2017.

## **Reference Books:**

- 1. Waltenegus Dargie, Christian Poellabauer, "Fundamentals of Wireless Sensor Networks: Theory and Practice"
- 2. Daniel Minoli, —Building the Internet of Things with IPv6 and MIPv6: The Evolving World of M2M Communications, ISBN: 978-1-118-47347-4, Wiley Publications
- 3. Olivier Hersent, David Boswarthick, and Omar Elloumi, —The Internet of Things: Key Applications and Protocolsl, Wiley Publications
- 4. HakimaChaouchi, The Internet of Things Connecting Objects to the Webl ISBN : 978- 1-84821-140-7, Wiley Publications



45


Program	m: M.Tech (E	&TC)-VLSI	and Embedded	Systems		Semester :	II
Course				Systems	0	Code : MET250	
		ng Scheme			Eva	luation Scheme	e
	Lecture	Hours	Credit	IE1	IE2	ETE	Total
	3	3	3	20	30	50	100
	nowledge of Basic	cs of PLDs is o	essential.				
<b>Objecti</b> 1. 2. 3.	ves: To prepare the stu To give the studer implementation. To give the studer	nt an understai	nding of issues an	nd tools relate	ed to ASIC/	FPGA design ar	
Outcon	nes:						
1. 2. 3. 4. 5. 6.	arning the course, the Understand the de Familiarize with de Gain knowledge a ASIC Analyse the trade- Acquire knowledg Understand recent	sign flow of d lifferent types bout partition offs in ASIC ge about testab	ifferent types of of methodologie ing, floor plannin design ility in ASIC	s, language, a 1g, placement		including circu	it extraction of
	d Syllabus: 🛛 📝	200			1.00	101	1
Unit	Description	SP3/		<u></u>		15	Duration (Hrs)
	INTRODUCTI IC Design Tech SRAM, EPROM cells and program	nologies, VL 1, EEPROM	SI Design flow				7
2.	ASIC Design fl Introduction to I Up design meth synthesis.	low: PLDS, ASIC	and FPGA De	•	•		6
3.	ASIC Physical System partition placement – Ro circuit extraction	n -partitionin outing: globa					8
4.	<b>Trade off in AS</b> Introduction to speed, area and physical design simulation and F	<b>SIC Design:</b> Trade off is l power, asy i issues, SI	nchronous and issues. Paran	l low powe	r system o	design. ASIC	8
5.	<b>Static Timing</b> A Basics of timing Maximum Frequ	, Basics of S				ng issues,	8
6.	<b>Resent trends in</b> ASIC Verification tools. High perfo	on and its iss	sues, Types and				8

## **Text Books:**

- 1. M.J.S. Smith,—Application Specific Integrated Circuitsl, Pearson, 2003
- 2. Weste, Neil HE, and Kamran Eshraghian. "Principles of CMOS VLSI design: a systems perspective.", Wesley Pub.Co.1985

### **Reference Books:**

- 1. Douglas A. Pucknell & Kamran Eshraghian, Basic VLSI Design :Systems and Circuits, Prentice Hall of India Private Ltd., New Delhi, 1989.
- 2. Mead C, Conway L. Introduction to VLSI systems. Reading, MA: Addison-Wesley; 1980.
- 3. Mukherjee A. Introduction to n MOS & VLSI systems design. Prentice-Hall, Inc.; 1986.
- 4. L. A. Glassey & D. W. Dobbepahl, The Design & Analysis of VLSI Circuits, Addison Wesley Pub Co. 1985.
- 5. Rabaey JM, Chandrakasan AP, Nikolić B. Digital integrated circuits: a design perspective. Upper Saddle River, NJ: Pearson Education; 2003.



6						ET2504D
	Teaching Scheme			Evalua	tion Scheme	
Le	cture Hours	Credit	IE1	IE2	ETE	Total
	3 3	3	20	30	50	100
SoC M Progra <b>)bject</b> 1. 2. 3. <b>)utcon</b>	To explain the challenges and To demonstrate use of Verilog To explore the HW/SW Co-ve	need of Hardware / ; for FPGA Prototyj prification Environn should be able to: Iardware / Software	ping and proc nent. e Co-design a	essor design.	ocessor design	
Detaile	<ol> <li>Design Verilog, RTL ba</li> <li>Compare HW/SW Co-vertice</li> <li>Design processor archite</li> <li>Analyze and compare ree</li> <li>d Syllabus:</li> </ol>	erification Environ ecture considering r	ment <mark>req</mark> uired equirements o	to design SoC / Sof applications.		rping
Unit	Description	1.5-/		10	SI	<b>Duration</b>
		Part I			101	(Hrs)
1.	Essential Issues in Co Architectures, A Generic of Algorithms, Hardware/Softw	Co-Design Method vare Partitioning, D	lology, Hard	ware/Software Costem Co-Synthesi	Co-Synthesis	(HIS) 6
1.	Architectures, A Generic	Co-Design Method vare Partitioning, D <b>Ires:</b> FPGA ar Reconfigurable Pr uses, FPGA Design	lology, Hard istributed Sys nd CPLD ocessors, Bu	ware/Software C stem Co-Synthesi architectures, uses and Protoco	Co-Synthesis is Processor ols, High-	
	Architectures, A Generic of Algorithms, Hardware/Softw Customizable Architectu Customization, Run-Time Density FPGA Fabric and B	Co-Design Method vare Partitioning, D rres: FPGA ar Reconfigurable Pr uses, FPGA Design Level. VERILOG: Gate- ential Circuit, FSM	lology, Hard istributed System of CPLD ocessors, But and Memori elevel combi- and FSMD, J	ware/Software Costem Co-Synthesi architectures, uses and Protoco es, SOC Prototyp national circuit,	Co-Synthesis is Processor ols, High- ping Using RT-level	6
2.	Architectures, A Generic of Algorithms, Hardware/Softw Customizable Architectu Customization, Run-Time Density FPGA Fabric and B FPGA, Testing at the Board FPGA Prototyping By combinational circuit, Seque PicoBlaze Overview, PicoBl Hardware/Software Co-ver Virtual Prototypes, Emulati Co-verification, Verilog She Reconfigurable RPS, App Methods, FPGA-based Desig	Co-Design Method vare Partitioning, D vares: FPGA ar Reconfigurable Pr uses, FPGA Design Level. VERILOG: Gate- ential Circuit, FSM aze I/O and Interru vrification:HW/SW on, Co-verification ell for UART Desi lication-specific R gn.	lology, Hard istributed System occessors, But and Memori and FSMD, I pt Interface. 7 Co-verificat and, Co-verificat gn, Rapid Pro- PS, Compar	ware/Software C stem Co-Synthesi architectures, ases and Protoco es, SOC Prototyp national circuit, IO Interfacing wi tion Environmen ation Methodolog ototype Systems, ing HW/SW V	Processor ols, High- bing Using RT-level ith UART, at, Soft or gy, UART cerification	6
2.	Architectures, A Generic of Algorithms, Hardware/Softw Customizable Architectu Customization, Run-Time Density FPGA Fabric and B FPGA, Testing at the Board FPGA Prototyping By combinational circuit, Seque PicoBlaze Overview, PicoBl Hardware/Software Co-ver Virtual Prototypes, Emulati Co-verification, Verilog She Reconfigurable RPS, App.	Co-Design Method vare Partitioning, D vare Partitioning, D vares: FPGA ar Reconfigurable Pr uses, FPGA Design Level. VERILOG: Gate- ntial Circuit, FSM aze I/O and Interru vification:HW/SW on, Co-verification ell for UART Desi lication-specific R gn. chitecture Design rchitecture and	lology, Hard istributed Sys ad CPLD occessors, Bu and Memori and FSMD, I pt Interface. 7 Co-verifica a, Co-verifica gn, Rapid Pro PS, Compar A: Processor Micro-archite	ware/Software Costem Co-Synthesi architectures, ases and Protoco es, SOC Prototyp national circuit, IO Interfacing wint tion Environmention Methodolog ototype Systems, ing HW/SW V Architectures a ecture, Processo	Co-Synthesis is Processor ols, High- oing Using RT-level ith UART, at, Soft or gy, UART cerification and Basic or Micro-	6 7 8
2. 3. 4.	Architectures, A Generic of Algorithms, Hardware/Softw Customizable Architectu Customization, Run-Time Density FPGA Fabric and B FPGA, Testing at the Board FPGA Prototyping By combinational circuit, Seque PicoBlaze Overview, PicoBl Hardware/Software Co-ve Virtual Prototypes, Emulati Co-verification, Verilog She Reconfigurable RPS, App Methods, FPGA-based Desig Processor Cores and Ar Parameters, Processor An architecture, RTL Design an	Co-Design Method vare Partitioning, D vare Partitioning, D vares: FPGA ar Reconfigurable Pr uses, FPGA Design Level. <b>VERILOG:</b> Gate- ntial Circuit, FSM aze I/O and Interru <b>vrification:</b> HW/SW on, Co-verification ell for UART Desi lication-specific R gn. <b>chitecture Design</b> rehitecture and a d Synthesis Strate lesign: Hardware a Design of Multipro-	lology, Hard istributed Sys and CPLD occessors, Bu and Memori and FSMD, I pt Interface. 7 Co-verifica and FSMD, I pt Interface. 7 Co-verifica and, Co-verifica	ware/Software Costem Co-Synthesi architectures, ases and Protoco es, SOC Prototyp national circuit, IO Interfacing with tion Environment tion Methodolog ototype Systems, ing HW/SW V Architectures a ecture, Processo rilog, Use of Pro- Interaction, Bas ms, Trends and Co System on Chip	Processor ols, High- ping Using RT-level ith UART, and Basic or Micro- pcessors in ics of MP Challenges	6 7 8 8

1. Daniel D. Gajski, Jianwen Zhu, et al., Hardware - Software Co-Design - Principles and Practice (1997)

- 2. Katalin Popovici, Frédéric Rousseau, et al., Embedded Software Design and Programming of Multiprocessor
- System-on-Chip Simulink and System C Case Studies (2010)
   Vaibbhav Taraate, Advanced HDL Synthesis and SOC Prototype
  - Vaibbhav Taraate, Advanced HDL Synthesis and SOC Prototyping RTL Design Using Verilog (2019)

## **Reference Books:**

- 1. Douglas J. Smith, Hdl Chip Design A Practical Guide for Designing, Synthesizing & Simulating Asics & Fpgas Using Vhdl or Verilog (1998)
- 2. Lionel Torres, Pascal Benoit, et al., Multiprocessor System-on-Chip Hardware Design and Tool Integration (2011)
- 3. Pong P. Chu, FPGA Prototyping By Verilog Examples Xilinx Spartan-3 Version (2008)
- 4. Prakash Rashinkar, Peter Paterson, et al., System-on-a-Chip Verification Methodology and Techniques (2000)

## **Experiments:** (Using Verilog)

- 1. Design and implement Instruction Set and ALU Design based architecture.
- 2. Design and implement architecture to load parallel data and to perform the right or left shift operation.
- 3. Design and implement serial-input serial-output register used to establish serial data communication.
- 4. Design and implement Adaptive UART.



0	n: M. Tech (E&	,			Semest		
Course	Embedded Syst		otive Applicat	ions	Code: Evaluation		2505A
	Teachin	ng Scheme			Evaluation		
	Lecture	Hours	Credit	IE1	IE2	ETE	Total
	3	3	3	20	30	50	100
	nowledge of Kn ring, Is Essential.		omotive electro	nics, embedded	systems, control s	ystems, comm	unication
Objecti							
1.		ous communica	tion systems, v	vired and wireles	ss protocols used i	in vehicle netw	orking.
2.	To conceptualize						C
Outcon	-			0			
After lea	arning the course,	, the students sh	ould be able to	:			
1.	To analyze varie						
2.					stems using Mod	el based develo	opment technic
3.	Develop, simula	U					
4.		-			systems and comm	-	OCOIS OF
-	•				tional counterpart	s.	
5. 6.	To interface dev Use AUTOSAR						
	d Syllabus:	software and ft	inetional surety	norms for autor	nouve design		
Unit	Description	13	/		1.0	3	Duration (Hrs)
1.	applications, O	verview of auto	motive grade p	processors, under	essor for various standing various and working on to	architectural	8
2.	systems, Prod Systems, Guic implementation	uct lines in a <mark>le</mark> lines for Ad	utomotive electropy opting MBD, systems (Crui	ctronics, MBD Case study of se control of car,	rview of automo for Automotive modelling, sim Artificial Intellig	Embedded ulation and	8
3.		y, Test calibration	on and diagnos		col, LIN, CAN, I working of electro		8
4.	driver assistant Lidar Sensor 7	ce systems, Ra Fechnology and	dar Technolog I Systems, Car	gy and Systems, mera Technolog	<b>estems</b> : Basics o , Ultrasonic Son y, Night Vision sor Data to On-B	ar Systems, Technology,	8

	AUTOSAR and functional safety: Constituent elements of AUTOSAR, AUTOSAR	
6.	methodology, System-level architectures & examples, Functional safety, SW Architectural	7
	descriptions for functional safety, Hazard & Risk Analysis and determination of ASILs,	7
	Futuristic trends in automotive electronics	
	Total	45
2.	Doks: William B. Ribbens, -Understanding Automotive Electronics- An Engineering Perspectivel, Se Butterworth-Heinemann Publications. TaoZhang,LucaDelgrossi,-VehicleSafetyCommunications:Protocols,SecurityandPrivacyl,Wiley Publication. Nicolas Navet —Automotive Embedded Systems Handbookl, by, CRC press	
eferer	nce Books:	
1.	Frank Vahid and Tony Givargis -Embedded System Design: A unified Hardware / Software Int	, iouucuona ,
2. 3. 4. 5.	Wiley India Publishers. Patrick R. Schaumont — A Practical Introduction to Hardware/Software Co-Designl-, Springer I G. Meyer, J. Valldorf and W. Gessner: "Advanced Microsystems for Automotive Applications Springer. Allan Bonnick: —Automotive Computer Controlled Systems, Diagnostic Tools and Techni Science. AUTOSAR Documentation [on line]. Available on:www.autosar.org	Ι,
3. 4.	Patrick R. Schaumont — A Practical Introduction to Hardware/Software Co-Designl-, Springer I G. Meyer, J. Valldorf and W. Gessner: "Advanced Microsystems for Automotive Applications Springer. Allan Bonnick: —Automotive Computer Controlled Systems, Diagnostic Tools and Techni Science. AUTOSAR Documentation [on line]. Available on:www.autosar.org	Ι,
3. 4.	Patrick R. Schaumont — A Practical Introduction to Hardware/Software Co-Designl-, Springer I G. Meyer, J. Valldorf and W. Gessner: "Advanced Microsystems for Automotive Applications Springer. Allan Bonnick: —Automotive Computer Controlled Systems, Diagnostic Tools and Techni Science. AUTOSAR Documentation [on line]. Available on:www.autosar.org	Ι,

Course	8							II MET24	5050
Teaching Scheme         Evaluation Scheme								MET2	902R
		0							
Le	ecture	Hours	Credit	IE1	IE2		ETE		Total
	3	3	3	20	30	)	50		100
		sors and interfacing	g Programming und	lerstanding an	d Knowled	dge of En	nbedded	C,MAT	ΓLAB
)bject	ives:								
1. 2.	instrument transducer	e the knowledge of tation system, generation s and sensors. knowledge of Sigr	ral properties of inj	put transducer	s, static ar	nd dynam	ic chara	cteristic	
		and data mining.	e	1	5	1			
3.	To give th	e students an under							
4. Dutcoi		ce biomedical pre-	processing method	<mark>olog</mark> ies, instru	imentation	and its a	pplicatio	ons.	
	<ol> <li>Under and al</li> <li>Desig</li> <li>Desig</li> <li>depen</li> </ol>	rstand sensors and e rstand concept of bi phormal state n real time pre-proo n hardware conside ding on the applica	io-electric signals s cessing system requ ering the trade-off t	uch as EEG, l	ECG and H	processir	ng and m	edical i	maging.
			ging concepts for d			addressir	ng health	and hy	
Detaile Unit	6. Desig challe	n automated, handh nges.	ging concepts for d			addressir	ng health	and hy	Duratio
Unit	6. Desig challe ed Syllabus: Descript: Introduct (EMG); F EMG; elea Recording effects of EEG, sing	n automated, handh nges. ion	ging concepts for d neld embedded syst oeld embedded syst ioelectric signals, les- Silver-silver H election of Sensors. ctrode-tissue inter ilver Chloride elec ti-channel EEG, El	Electrocardio Electrocardio Electrodes, E face, polariza ctrodes, Elect lectrodes of E	ociety for gram (EC lectrodes ation, skin rodes for MG.	G), Elec for ECG	tromyog , EEG impeda	ram and ince,	
Unit	<ul> <li>Desig challe</li> <li>d Syllabus:</li> <li>Descript</li> <li>Introduct (EMG); F EMG; elect</li> <li>Recording effects of EEG, sing Electrical</li> <li>Signal pr techniques averaging Adaptive adaptive n</li> </ul>	n automated, handh nges. ion ion: Origins of B Recording Electrod ctrodes types and se g Electrodes: Ele artifacts, Silver-Si le channel and mul	ging concepts for de held embedded systen ioelectric signals, les- Silver-silver Helection of Sensors. ctrode-tissue inter- ilver Chloride election ti-channel EEG, El lies and Creams, M : ECG signal original alysis. Signal aver A typical averager, tion, General struct Cancellation of 60	Electrocardio Electrocardio Electrodes, E face, polariza trodes, Elect lectrodes of E ficroelectrode in, ECG para raging: Basic Software and ture of adapti	ociety for period gram (EC lectrodes ation, skin rodes for MG. ss. meters-QF es of sign limitation ve filters,	G), Elec for ECG contact ECG, El S detect al averaj s of signa	tromyog , EEG impeda ectrodes ion diffe ging, Si al averag	ram and ince, 5 for erent gnal ging.	Duration h

4.	Spectral Estimation: Introduction, Blackman-tukey method, The periodogram, Pisarenko's Harmonic decomposition, Prony' method, Evaluation of prosthetic heart valves using PSD Techniques, Comparison of the PSD estimation methods.	8
5.	Medical Imaging: Magnetic Resonance Imaging: Introduction, principles of MRI and fMRI, MRI instrumentation, image acquisition and reconstruction techniques, Application of MRI	8
6.	<b>Data Acquisition and Case studies:</b> Introduction, Measurement and Automation Explorer, DAQ Assistants, Analysis Assistants. Biomedical toolkit- ECG signal acquisition & feature extraction, EEG simulation, EMG power analysis. Image acquisition and processing, Patient Monitoring Systems, Intelligent Health care system, Telemedicine	6

- J.C. Proakis & M.G. Manstakis Digital Signal Processing: Principles, Algorithms & Application, Principles, Pr
- D.C.Reddy, Biomedical Signal Processing Principles and Techniques, Tata McGraw-Hill, ISBN: 978-1-111-42737-5,2012.

## **Reference Books:**

- 1. R. S. Khandpur, Handbook of Biomedical Instrumentation, 3 rd Edition, 2011, Tata Mc Graw-Hill, ISBN: 9780070473553.
- 2. Willis J. Tompkins, Biomedical Digital Signal Processing, , edition, 2000, PHI, ISBN: 978-1-111-42737-5
- 3. E.S. Gopi, Digital Signal Processing for Medical Imaging Using Matlab, Springer, 2013.

"Knowledge Brings Freedom"

ogress Credibility Confiden

Optimism Excellence

Since 1998

~~~~~~			I and Embedded ign for Testabilit		Code	emester: II : MET25	<b>5C</b>
Course		ing Scheme	ign for Testabilit	y		tion Scheme	150
т		•	II	1151			T-4-1
1	Lecture	Credit	Hours	IE1	IE2	ETE	Total
• •	3	3	3	20	30	50	100
1.	nowledge of Conceptual under Knowledge of fro				ll circuits		
2. 3.	ves: To introduce desig To understand the To learn technique To study hardward	e logical and Fa	ult simulation mo f testability				
Jutcor	-	e and software	vermeation issue.	s for testing			
1. 2. 3. 4. 5.	earning the course Understand fault n Calculate observe Enhance testabilit Use simulation teo Plan verification t d Syllabus:	models for gene ability and corry of a circuit chniques for de	eration of test vec ntrollability param esigning and testin	neters of circuit			
Unit	Description	138			100	32.	Duration (Hrs)
1.	testing process, Functional mode Type of simulat	VLSI testing p elling at the log ion, unknown l	VLSI (Very Large process and test eq gic and the registe logic value differe	uipment. r level, Structur ent delay model	ral models, Lev s, Hazard Dete	vel of modelling.	8
2.	Redundancy, Fa Dominance, Sin	ault equivalence gle stuck-fault	Simulation :Log e and fault locatio models, Multiple sampling, Statistic	n, Fault stuck fault mo	del, Testing for		8
3.	test (BIST)., tra BIST, Scan and	de- offs, Ad ho Boundary scar	ility, Testability n oc Design for Tes n architectures, Se , automatic test pa	tability techniq	ues, Test patte its for systems,	, memory &	8
4.	Basics of Verifi formal approach	ication: Design nes. Verificatio Planning, Speci	n verification tech n Planning ifications, Identify	niques based or	n simulation, a	nalytical and	8
5.	Verification Pl	lanning: Predi- benches, Moni-	ction of Results, tors, Scoreboards			ce, Models, Self- ion Environment,	8
6.						VVM, Timing emulation System	7
	Total						45
<b>Text B</b> (1. 2. 3	Bushnell M L, A Circuitsl, Kluwe Abramovici M, I	er AcademicPu Breuer M A an	blishers. d Friedman A D, ·	-Digital system	and Testable	mory and Mixed-Sig Design∥, JaicoPubli s	
1. 2. 3.	Bushnell M L, A Circuitsl, Kluwe Abramovici M, I	er AcademicPu Breuer M A an	blishers.	-Digital system	and Testable	Design <sup>I</sup> , JaicoPubli	

#### Department of Electronics and Telecommunication Engineering M. Tech (E&TC)-VLSI and Embedded Systems Semester: Program: System Verilog for Verification Course: Code: MET2505D **Teaching Scheme Evaluation Scheme** Lecture Credit Hours IE1 IE2 ETE Total 3 3 3 20 30 50 100 **Prior Knowledge of** Fundamental knowledge of Digital System Design with Verilog HDL Familiarity with C, C++ and Object Oriented Programming concept will be an added advantage 2. Is Essential. **Objectives:** 1. Make the students familiar with verification process. 2. Study the different kinds of data types and basic concepts of OOP used in System Verilog. 3. Study of SystemVerilog Interfaces and Assertions techniques used in verification process. 4. Develop ability to measure functional coverage and universal verification environment. **Outcomes:** After learning the course the students should be able to: 1. Understand the basic principles of verification process and SystemVerilog. 2. Apply the concepts of classes and objects to write programs in SystemVerilog. 3. Demonstrate the concepts of Interfaces and Assertions. 4. Design and develop universal verification environment to verify and measure functional coverage of DUT. **Detailed Syllabus:** Unit Duration Description (Hrs) Verification Methodology Overview:Introduction, Verification Process, Verification Plan 1. Verification Methodology Manual, Basic Testbench Functionality, Directed Testing, Methodology 8 Basics, Constrained-Random Stimulus, Functional Coverage, Testbench Components. 2. Introduction to Verilog and System Verilog: Overview and history of Verilog and system Verilog, A simple Verilog test bench, Identifier names, Logic values and literal values, 8 Verilog and System Verilog data types, Procedural blocks, Tasks and functions, Procedural assignments (blocking and non-blocking), Programming statements and operators. Basic Object Oriented Programming: System Verilog's class data type, Defining class objects, 3. Class methods, Class inheritance, Extending class definitions (inheritance), Virtual methods, 7 Virtual classes, Public and private classes, Creating a simple testbench in SystemVerilog. SystemVerilog Interfaces and Assertions : Using interfaces to simplify inter-module 4. connections, Specifying interface views(modports), Using tasks and functions in interfaces, Using 8 interfaces between the test bench and the DUT, Types of Assertions and examples. Functional Coverage: Coverage Types, Functional Coverage Strategies, Simple Functional 5. Coverage Example, Coverage Options, Parameterized Cover Groups, Analyzing Coverage Data, 8 Measuring Coverage Statistics During Simulation. Overview of System Verilog UVM: Importance of verification methodologies, UVM 6. concepts, UVM verification components. 6 Total 45 Text Books: 1. System Verilog for Verification: A Guide to Learning the Testbench Language Features, Chris Spear, Springer 2006 2. System Verilog for Design: A Guide to Using System Verilog for Hardware Design and Modeling, 2<sup>nd</sup>Edition, Stuart Sutherland, Simon Davidman and Peter Flake, Springer **Reference Books:** Writing Test benches: Functional Verification of HDL Models, Second edition, Janick Bergeron, Kluwer 1. Academic Publishers, 2003. Principles of Functional Verification, Andreas S. Meyer, Elsevier Science, 2004 2. Donald Thomas, -Logic Design and Verification Using SystemVerilogl, CreateSpace Independent Publishing 3. Platform, 2014. 4. Assertion-Based Design, 2nd Edition, Harry D. Foster, Adam C. Krolnik, David J. Lacey, Kluwer Academic Publishers, 2004.

<b>Program:</b>	M.Tech (E&TC	)-VLSI and Emb	edded Systems		Semester :	II
Course :	Professional Ele		-		Code :	MET 2406
	Teaching Scher	ne		Evalu	ation Scheme	
Practica	l Hours	Credit	TW	PR	OR	Total
2	2	1	50		50	50
1. 1 2. 1 s Essentia Objective 1. T 2. T		edded C, Python a plementation appro-	nd MATLAB	lesign in view o ll low cost embe	f reconfiguratio	on em.
ii 4. T 5. T	nplementation.	nd model various ng skills of studen	automotive contr ts in the field of V	ol systems using	g Model based o	development technique
4. D 5. Pr 6. C 6. C 6. C 6. C 6. C 6. C 6. C 7. C 7. C 7. C 7. C 7. C 7. C 7. C 7	oductivity in VLSI systemeters of the systemeters o	atems design. Ategrate control algostions using Front I ax and embedded 1 ducted along with	gorithms for integ End and Backend Linux utilities wi	gration of proces Tools, MATLA th respect to real	sor design. .B, Python and time applicatio	
	experiments of 30 hor	irs.				
Detailed		· · · · · · · · · · · · · · · · · · ·	D			
Event	Description Par	rt A: Elective III-	Reconfigurable	Computing ( AN	Y Inree)	
	Implementation of Au Flow with case study:		processing using	Digital Signal P	rocessor. Intro	duction to FPGA tool
2.	Top level modular and		gns of Adder and	Subtractor such	that they can l	be replaced.
3.	Design of adaptive LE	D shifter which sh	nifts in Right or L	eft shift using a	selector	
4.	Design of Multi Conte	ext (4) 4-LUT usin	g HDL and imple	ement on FPGA.		
	Pai	t A: Elective III-	IOT in Embedd	led System ( AN	NY Three)	
Expt.	Description					
1.	Weather forecasting s	ystem using any cl	oud applications	and IoT hardwa	re platforms.	
2	Smart Agriculture irri	· · ·	**		*	
3.	Motion detection-base	d Intrusion detecti	ion and alert syste	em.		

4. Smart Air pollution monitoring system.

<b>F</b> (	Part A: Elective III - ASIC Design (ANY Three)
Expt.	Description
1.	Introduction to SPICE simulation and coding of NMOS/CMOS circuit Write HDL code to simulate with test benches, synthesis, place & route <b>FIFO</b> on Programmable ASIC.
2.	Draw CMOS layout in selected technology, simulate with and without capacitive load, comment on rise, and fall times.
3.	To detect stuck at fault, perform fault Simulation and generate test vectors of given model.
4.	Write HDL code for BIST.
	Part A: Elective III- Hardware and Software Co-design (ANY Three)
Expt.	Description
1.	Design and implement Instruction Set and ALU Design based architecture.
2.	Design and implement architecture to load parallel data and to perform the right or left shift operation.
3.	Design and implement serial-input serial-output register used to establish serial data communication.
4.	Design and implement Adaptive UART.
	Part B: Elective IV- Embedded System for Automotive Applications (ANY Three)
Expt.	Description
1.	Study of 32-bit automotive grade controller board. Writing code in IDE. Flashing code & testing.
2.	Introduction to Simulink and SimDriveline for modelling an automotive control system.
3.	Deploy a control algorithm on a real-time target. Download the software from Host Machine to target Machine.
4.	Implement any one application prototype from below: Adaptive cruise control, Engine Management System,
	Power windows and automotive lighting system, etc. <b>Part B: Elective IV-</b> Embedded Systems in Biomedical Applications (ANY Three)
Expt.	Description
1 1	Design and implement DWT for EEG / ECG Signal Processing using MATLAB / Python
-	
2	Design and implement HRV detection using MATLAB / Python Design and implement any abnormality detection in brain using MRI or fMRI (MATLAB /
3	Python / OMAP)
4	Design and implement real time invasive/ non-invasive glucose measurement system using PSoC or OMAP
<b>T</b> (	Part B: Elective IV- VLSI Testing and Design for Testability (ANY Three)
Expt.	Description Evaluate SSE MSE and Bridging Foults using backand tools
1.	Evaluate SSF, MSF and Bridging Faults using backend tools
2.	Design Automatic Test Pattern Generator for 4 bit adder using Xilinx ISE
3.	Writing Test cases for testing combinational circuit.
4.	Case Study: Verification of processor architecture
Ermt	Part B: Elective IV- System Verilog for Verification (ANY Three)
<b>Expt.</b> 1.	Description           Write a test bench in System Verilog to verify ALU.
2.	Write a test bench in System Verilog to verify Synchronous Up-Down Counter.
3.	Write a System Verilog program which implements Interfaces and Modports .           Verify FIFO using System Verilog assertion.
4.	
Text Book 1. G	s: . D. Micheli, Synthesis and Optimization of Digital Circuits. McGraw Hill, 1994.
	ilinx ISE Simulation Guide https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/sim.pdf
Reference	
1. N	aveed Shervani, —Algorithms for VLSI physical design Automation, Kluwer Academic Publisher, Second lition.
2. B	ushnell M L, Agrawal V D, -Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI
C	ircuits, Kluwer Academic Publishers.

- 3. Douglas J. Smith, -Hdl Chip Design A Practical Guide for Designing, Synthesizing & Simulating ASICs & FPGAs Using VHDL or Verilog (1998),
- 4. Vijay Madisetti, ArshdeepBahga, -Internet of Things: A Hands-On Approach
- 5. Christopher Hallinan, -Embedded Linux Primer: A practical real world approach<sup>II</sup>, Prentice Hall, 2007.



	M. Tech (All br	anches)			Semester	·: II
Course :	Skill Developme	ent Lab–II(Oral &	Written Commu	inication)	Code :	M_2101
	Teaching Schen	ne		Eval	uation Scheme	
Practical	Hours	Credit	TW	PR	OR	Total
		Crean		r K	UK	
2	2	1	50			50
Prior Knov	vledge: Basic Comm	unication skills				
Objectives:		.1				
	facilitate holistic gro make the students a		ificance of Soft S	skills and Eng	glish Aptitude	
3. To	develop the ability of	of effective commun	nication through	individual an	d group activiti	
4. To	expose students to r	ight attitude and bel	havioral aspects a	and build the	same through v	arious activities
Outcomes:	ag the course the st	donte should be all	a to:	90	2	
	ng the course the stu press effectively thro			ls		
	pare for group discu					
3. Op	erateeffectivelyinmu	ltidisciplinaryandhe	eteroge <mark>neo</mark> ustean	nsthroughthel	knowledgeoftea	mwork,inter
per	sonal relationships,	conflict managemen	nt and <mark>lea</mark> dership	activities		
Guidelines				<b>X</b>	1 5	
	All experiments are	e compulsory.			1 5	1
Detailed Sy	llabus:	Skil	ll Development	Lah	9	
Expt. D	escription	JKI	n Development			
ci C	roup Discussion: Molecular States and clients ultivate the habit of provident of the states of the s	. Develop group con	mmunication ski	lls. Learn to	speak up one_s	<mark>op</mark> inion in a forum
	ublic Speaking: An	v one of the followi				
m Ol	ublic Speaking: An Prepared speech ( inutes to deliver.) 2. a given topic)	Topics are given in Extempore speech	ng activities may advance, student n (Students delive	be conducted s get 10 minuter speeches s	ed : utes to prepare to pontaneously for	he speech and 5 or 5 minutes each
m or 3. <b>V</b> al	Prepared speech ( inutes to deliver.) 2.	Topics are given in Extempore speech On Any Social Issue	ng activities may advance, student n (Students delive	be conducted s get 10 minuter speeches s	ed : utes to prepare to pontaneously for	he speech and 5 or 5 minutes each
3. W al 4. R the	Prepared speech ( inutes to deliver.) 2. a given topic) Vriting An Article C bout how to write an eading and Listenin e facilitator. Each pa ach pair, the other stu	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t idents would be ask	ng activities may advance, student n (Students delive e: Build writing n can be divided in the stage and reac aced questions and	y be conducted as get 10 min er speeches s skills, improv nto pairs. Ea d aloud the and needful corr	ed : utes to prepare to pontaneously for ve language and ch pair will be g rticle one by one	the speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by
3. W 3. W 4. R 4. R 5. D W	Prepared speech ( inutes to deliver.) 2. in a given topic) Viting An Article ( bout how to write an eading and Listenin e facilitator. Each pa inch pair, the other stu- cilitator can evaluate ebate On Current A hile respecting the o	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t idents would be ask e the students for re Affairs/ Social Rele pponents perspective	ng activities may advance, student n (Students delive e: Build writing a can be divided in he stage and read ading and listeni evance Topics: C ve and enhance v	y be conducted as get 10 mini- er speeches s skills, improv- nto pairs. Ea d aloud the an l needful corri- ng skills. Cultivate the erbal skills.	ed : utes to prepare to pontaneously for re language and ch pair will be g rticle one by one rections in the a habit to present	he speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments
mm           3.         W           3.         W           4.         R           fa         fa           5.         D           w         6.         T           w         w	Prepared speech ( inutes to deliver.) 2. a given topic) /riting An Article O bout how to write an eading and Listenin e facilitator. Each par ach pair, the other stu- cilitator can evaluate ebate On Current hile respecting the o elephonic etiquettes ill be divided into par	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t idents would be ask the students for re Affairs/ Social Rele pponents perspectives: To teach students airs. Each pair will b	ng activities may advance, students (Students delive e: Build writing a can be divided in he stage and react ading and listeni evance Topics: Over and enhance v is the skills to com be given differen	v be conducted s get 10 min er speeches s skills, improvent nto pairs. Ea d aloud the and l needful corring skills. Cultivate the erbal skills. nunnicate eft t situations, s	ed : utes to prepare to pontaneously for ve language and ch pair will be g rticle one by one rections in the a habit to present fectively over the uch as phone ca	he speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments he phone. Students Il to enquire about
m           3.         W           3.         I           4.         R           th         th           5.         D           5.         D           w         jc           6.         T           yc         h	Prepared speech ( inutes to deliver.) 2. in a given topic) /riting An Article Count how to write an eading and Listening e facilitator. Each particle for count how to write an eading and Listening e facilitator. Each particle cilitator can evaluated ebate On Current A hile respecting the o elephonic etiquetter ill be divided into particle by vacancy, scheduling gher authorities. Stue	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t udents would be ask e the students for re Affairs/ Social Rele pponents perspective s: To teach students airs. Each pair will the ng a meeting with the dents will be given at telephone call.	ng activities may advance, students (Students deliver) e: Build writing a can be divided in he stage and react ading and listeni evance Topics: On the skills to com- be given differen eam members, pl 10 min to prepar	to be conducted as get 10 mini- er speeches s skills, improv- nto pairs. Ea d aloud the an l needful corn- ng skills. Cultivate the erbal skills. Dultivate the erbal skills. Dunnicate eff t situations, s none call for re. Assessment	ed : utes to prepare to pontaneously for ve language and ch pair will be g reticle one by one rections in the a habit to present fectively over the uch as phone car requesting of ur nt will be done of	the speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments ne phone. Students Il to enquire about gent leave from on the basis of
3.       W         3.       W         4.       R         4.       R         5.       D         6.       T         w       jc         7.       E	Prepared speech ( inutes to deliver.) 2. in a given topic) /riting An Article Count how to write an eading and Listening e facilitator. Each par ich pair, the other stu- cilitator can evaluated ebate On Current A hile respecting the o elephonic etiquetter ill be divided into par b vacancy, scheduling gher authorities. Stu	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t udents would be ask e the students for re Affairs/ Social Rele pponents perspective s: To teach students airs. Each pair will the ng a meeting with the dents will be given at telephone call.	ng activities may advance, students (Students deliver) e: Build writing a can be divided in he stage and react ading and listeni evance Topics: On the skills to com- be given differen eam members, pl 10 min to prepar	to be conducted as get 10 mini- er speeches s skills, improv- nto pairs. Ea d aloud the an l needful corn- ng skills. Cultivate the erbal skills. Dultivate the erbal skills. Dunnicate eff t situations, s none call for re. Assessment	ed : utes to prepare to pontaneously for ve language and ch pair will be g reticle one by one rections in the a habit to present fectively over the uch as phone car requesting of ur nt will be done of	the speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments ne phone. Students Il to enquire about gent leave from on the basis of
m       3.     W       3.     Im       4.     R       4.     R       5.     D       5.     D       6.     T       yc     n       7.     E	Prepared speech ( inutes to deliver.) 2. in a given topic) /riting An Article Count how to write an eading and Listening e facilitator. Each particle for count how to write an eading and Listening e facilitator. Each particle cilitator can evaluated ebate On Current A hile respecting the o elephonic etiquetter ill be divided into particle by vacancy, scheduling gher authorities. Stue	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t udents would be ask e the students for re Affairs/ Social Rele pponents perspective s: To teach students airs. Each pair will the ng a meeting with the dents will be given the telephone call. provide students wi	ng activities may advance, students (Students delive e: Build writing a can be divided in the stage and read ading and listeni evance Topics: Over and enhance v is the skills to com- be given differen- eam members, pl 10 min to prepar- ith an in-depth un	y be conducted s get 10 min er speeches s skills, improvent nto pairs. Ea d aloud the an l needful corn ng skills. Cultivate the erbal skills. nmunicate ef t situations, s none call for re. Assessment nderstanding	ed : utes to prepare to pontaneously for ve language and ch pair will be g reticle one by one rections in the a habit to present fectively over the uch as phone car requesting of ur nt will be done of	the speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments ne phone. Students Il to enquire about gent leave from on the basis of
m       3.     W       3.     Im       4.     R       4.     R       5.     D       5.     D       6.     T       yc     n       7.     E	Prepared speech ( inutes to deliver.) 2. in a given topic) Viting An Article C bout how to write an eading and Listenin e facilitator. Each par ach pair, the other stu- cilitator can evaluate ebate On Current A hile respecting the o elephonic etiquette ill be divided into par b vacancy, scheduling gher authorities. Stu- erformance during the mail etiquettes: To Lock interviews: Gue	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t idents would be ask e the students for re Affairs/ Social Rele pponents perspective s: To teach students airs. Each pair will be ng a meeting with te dents will be given the telephone call. provide students wi	ng activities may advance, students (Students deliver e: Build writing a can be divided in he stage and read ading and listeni evance Topics: C ve and enhance ver the skills to com be given differen eam members, pl 10 min to prepar	v be conducted as get 10 mini- er speeches s skills, improv- nto pairs. Ea d aloud the an l needful corri- ng skills. Cultivate the erbal skills. nunnicate eff t situations, s none call for re. Assessmen- nderstanding views	ed : utes to prepare to pontaneously for ve language and ch pair will be g reticle one by one rections in the a habit to present fectively over the uch as phone car requesting of ur nt will be done of	the speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments ne phone. Students Il to enquire about gent leave from on the basis of
3.     W       3.     W       3.     W       4.     R       4.     R       5.     D       5.     D       6.     T       w     jc       7.     E       8.     M	Prepared speech ( inutes to deliver.) 2. in a given topic) Viting An Article C bout how to write an eading and Listenin e facilitator. Each par ach pair, the other stu- cilitator can evaluate ebate On Current 4 hile respecting the o elephonic etiquettes ill be divided into par b vacancy, scheduling gher authorities. Stu- erformance during the mail etiquettes: To Lock interviews: Gue 1. BarunMitra, P	Topics are given in Extempore speech On Any Social Issue article/ report ng skills: The batch air would come on t udents would be ask e the students for re Affairs/ Social Rele pponents perspective s: To teach students airs. Each pair will the ng a meeting with the dents will be given the telephone call. provide students wi	ng activities may advance, students (Students deliver e: Build writing a can be divided in he stage and read ading and listeni evance Topics: ( ye and enhance v is the skills to com be given differen eam members, pl 10 min to prepar	v be conducted as get 10 mini- er speeches s skills, improv- nto pairs. Ea d aloud the an l needful corri- ng skills. Cultivate the erbal skills. nunnicate eff t situations, s none call for re. Assessmen- nderstanding views	ed : utes to prepare to pontaneously for ve language and ch pair will be g reticle one by one rections in the a habit to present fectively over the uch as phone car requesting of ur nt will be done of	the speech and 5 or 5 minutes each gain knowledge given a article by e. After reading by rticle. The forceful arguments ne phone. Students Il to enquire about gent leave from on the basis of

Program:	M.Tech (E&TC		uucu Systems		Semester : II	
Course :	Integrated Mini					<b>F2701</b>
	Teaching Schem	e		Evaluati	on Scheme	
Practical	Hours	Credit	TW	PR	OR	Total
6	6	3	50		50	100
rior Knowl						
		ircuits, VLSI and En	mbedded			
	cs of C, MATLAB,	VHDL				
Essential.						
bjectives:		1 . 5 . 1	<b>D</b>			
					hrough Mini Project	t.
		vities of the project plement real time a				
Dutcomes:	und, design and mi	prement rear time a	pprication using	available platte	л шs	
	the course the stud	lents should be able	e to:			
		kecute a Mini Projec				
	gn real time applica					
		ort based on the Min				
		ar based on the Mir	ni <mark>Project w</mark> ork o	arried out.		
<b>Suidelines</b> :	Total : 45 contact	hours				
1.	Individual student i	need to design and c	demonstrate Mir	ii-project under	the guidance of allo	ocated guide
						-
2.	Students can choos			stem considering	ng their future imple	ementation
	Students can choos Major Project in se	e platform of VLSI		vstem considering	ng their future imple	ementation
	Major Project in se	e platform of VLSI cond year	or Embedded sy			ementation
3.	Major Project in se The hardware impl	e platform of VLSI cond year ementation on the b	or Embedded sy oard and softwa	re simulation is	compulsory.	
3. 4.	Major Project in se The hardware imple Mini-Project Repor	e platform of VLSI cond year ementation on the b rt should be submitt	or Embedded sy oard and softwa ed as a compliant	re simulation is nee of term wor	compulsory. k associated with su	
3. 4. 5.	Major Project in se The hardware impl Mini-Project Repor Paper publication a	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini	or Embedded synonymetric coard and softwa ed as a complian -project as resea	re simulation is nee of term wor trch outcome is	compulsory. k associated with su	
3. 4. 5. 6.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be	or Embedded sy oard and softwa ed as a complian project as resea e completed in 1	re simulation is nee of term wor urch outcome is aboratory.	compulsory. k associated with su	
3. 4. 5. 6. <b>7.</b>	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini	or Embedded sy oard and softwa ed as a complian project as resea e completed in 1	re simulation is nee of term wor urch outcome is aboratory.	compulsory. k associated with su	
3. 4. 5. 6. <b>7.</b>	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for o	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio	re simulation is nee of term wor urch outcome is aboratory. ns	compulsory. k associated with su	
3. 4. 5. 6. <b>7.</b> Detailed Syll	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus:	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for o	or Embedded sy oard and softwa ed as a complian project as resea e completed in 1	re simulation is nee of term wor urch outcome is aboratory. ns	compulsory. k associated with su	bject.
3. 4. 5. 6. <b>7.</b>	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for o	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio	re simulation is nee of term wor urch outcome is aboratory. ns	compulsory. k associated with su	bject.
3. 4. 5. 6. <b>7.</b> Detailed Syll	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work p Students should sp abus: Activity	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio	re simulation is nee of term wor urch outcome is aboratory. ns	compulsory. k associated with su appreciable.	bject. Duration (Hrs)
3. 4. 5. 6. 7. Detailed Syll Sr. No.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sj abus: Activity Week 1 &2 : Mi	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio	re simulation is nee of term wor urch outcome is aboratory. ns	compulsory. k associated with su	bject. Duration (Hrs)
3. 4. 5. 6. <b>7.</b> Detailed Syll Sr. No. 1.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work j Students should sj abus: Activity Week 1 &2 : Mi of the work	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio rated Mini-Proj	re simulation is nee of term wor urch outcome is aboratory. ns ect rectory ion of topic and	compulsory. k associated with su appreciable. platform, Planning	bject. Duration (Hrs) 8
3. 4. 5. 6. 7. Detailed Syll Sr. No.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus: Activity Week 1 &2 : Mi of the work Week 3&4: Liter	e platform of VLSI cond year ementation on the b et should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio rated Mini-Proj otment, finalizat	re simulation is nee of term wor urch outcome is aboratory. ns ect rectory ion of topic and	compulsory. k associated with su appreciable.	bject. Duration (Hrs) 8
3. 4. 5. 6. 7. Detailed Syll Sr. No. 1. 2.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus: Activity Week 1 &2 : Mi of the work Week 3&4: Liter	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio rated Mini-Proj otment, finalizat	re simulation is nee of term wor urch outcome is aboratory. ns ect rectory ion of topic and	compulsory. k associated with su appreciable. platform, Planning	bject. Duration (Hrs) 8
3. 4. 5. 6. <b>7.</b> Detailed Syll Sr. No. 1.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus: Activity Week 1 &2 : Mir of the work Week 3&4: Liter 1 for finalization	e platform of VLSI cond year ementation on the b et should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio rated Mini-Proj otment, finalizat pecification and fication.	re simulation is nee of term wor urch outcome is aboratory. ns ect con of topic and Methodology F	compulsory. k associated with su appreciable. platform, Planning inalization, Review	bject. Duration (Hrs) 8
3. 4. 5. 6. 7. Detailed Syll Sr. No. 1. 2. 3.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus: Activity Week 1 &2 : Mi of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for on Integration ni-project guide allow rature review and sp of topic and specific nulation of Idea on a m	or Embedded sy oard and softwa ed as a compliant project as resea e completed in 1 experimentation rated Mini-Proj otment, finalizatt pecification and fication.	re simulation is nee of term wor irch outcome is aboratory. ns ect con of topic and Methodology F ware tools and fi	compulsory. k associated with su appreciable. platform, Planning inalization, Review	bject. Duration (Hrs) 8 8 8
3. 4. 5. 6. 7. Detailed Syll Sr. No. 1. 2.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus: Activity Week 1 &2 : Mi of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor Week 7 &8 : und	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for on Integr ni-project guide allo rature review and sp of topic and specific nulation of Idea on a m derstanding platform	or Embedded sy oard and softwa ed as a complian -project as reserved e completed in 1 experimentatio rated Mini-Project otment, finalizat pecification and fication.	re simulation is nee of term wor irch outcome is aboratory. ns ect con of topic and Methodology F vare tools and fi n and related so	compulsory. k associated with su appreciable. platform, Planning inalization, Review nalization of ftware flow and	bject. Duration (Hrs) 8 8 8 8
3. 4. 5. 6. <b>7.</b> Detailed Syll Sr. No. 1. 2. 3. 4.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work j <b>Students should sj</b> <b>abus:</b> Activity Week 1 &2 : Mi of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor Week 7 &8 : und execute block le	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo rature review and sp of topic and specific ulation of Idea on a m derstanding platform vel design , Review	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio 	re simulation is nee of term wor urch outcome is aboratory. ns ect con of topic and Methodology F vare tools and fi n and related so the progress of	compulsory. k associated with su appreciable. platform, Planning inalization, Review nalization of oftware flow and the project	bject. Duration (Hrs) 8 8 8
3. 4. 5. 6. 7. Detailed Syll Sr. No. 1. 2. 3.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work j Students should sj abus: Activity Week 1 &2 : Mir of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor Week 7 &8 : und execute block le Week 9 & 10: M	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo rature review and sp of topic and specific nulation of Idea on a m derstanding platform	or Embedded sy oard and softwa ed as a complian -project as resea e completed in 1 experimentatio 	re simulation is nee of term wor urch outcome is aboratory. ns ect con of topic and Methodology F vare tools and fi n and related so the progress of	compulsory. k associated with su appreciable. platform, Planning inalization, Review nalization of oftware flow and the project	bject. Duration (Hrs) 8 8 8 8 8 8
3. 4. 5. 6. 7. Detailed Syll Sr. No. 1. 2. 3. 4. 5.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work j Students should sj abus: Activity Week 1 &2 : Min of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor Week 7 &8 : und execute block le Week 9 & 10: M execution.	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo rature review and specif and topic and specif pulation of Idea on a m derstanding platform vel design , Review lini Project Report v	or Embedded sy oard and softwa ed as a compliant project as resea e completed in 1 experimentatio rated Mini-Proj otment, finalizat pecification and fication. appropriate softwart in implementatio of 2 to understand writing and publ	re simulation is nee of term wor urch outcome is aboratory. ns ect ect dion of topic and Methodology F vare tools and fi n and related so the progress of ication or copyr	compulsory. k associated with su appreciable. platform, Planning inalization, Review nalization of ftware flow and the project ight planning and	bject. Duration (Hrs) 8 8 8 8
3. 4. 5. 6. <b>7.</b> Detailed Syll Sr. No. 1. 2. 3. 4.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work Students should sp abus: Activity Week 1 &2 : Mir of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor Week 7 &8 : und execute block le Week 9 & 10: M execution. Week 11&12: D	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo rature review and sp of topic and specif aulation of Idea on a m derstanding platform vel design , Review lini Project Report v	or Embedded sy oard and softwa ed as a compliant project as resea e completed in 1 experimentatio rated Mini-Proj otment, finalizat pecification and fication. appropriate softwart in implementatio of 2 to understand writing and publ	re simulation is nee of term wor urch outcome is aboratory. ns ect ect dion of topic and Methodology F vare tools and fi n and related so the progress of ication or copyr	compulsory. k associated with su appreciable. platform, Planning inalization, Review nalization of ftware flow and the project ight planning and	bject. Duration (Hrs) 8 8 8 8 8 8
3. 4. 5. 6. 7. Detailed Syll Sr. No. 1. 2. 3. 4. 5.	Major Project in se The hardware imple Mini-Project Repor Paper publication a Mini-project work j Students should sj abus: Activity Week 1 &2 : Min of the work Week 3&4: Liter 1 for finalization Week 5&6 : Sim hardware platfor Week 7 &8 : und execute block le Week 9 & 10: M execution.	e platform of VLSI cond year ementation on the b rt should be submitt ssociated with mini preferably should be pend 36 hours for of Integr ni-project guide allo rature review and sp of topic and specif aulation of Idea on a m derstanding platform vel design , Review lini Project Report v	or Embedded sy oard and softwa ed as a compliant project as resea e completed in 1 experimentatio rated Mini-Proj otment, finalizat pecification and fication. appropriate softwart in implementatio of 2 to understand writing and publ	re simulation is nee of term wor urch outcome is aboratory. ns ect ect dion of topic and Methodology F vare tools and fi n and related so the progress of ication or copyr	compulsory. k associated with su appreciable. platform, Planning inalization, Review nalization of ftware flow and the project ight planning and	bject. Duration (Hrs) 8 8 8 8 8 8 6

Thomas C Hayes, Paul Horowitz, The Ar tof Electronics Newens Publication
 A.E.Ward, Angus, Electronic Product Design, Stanley Thornes Publishers, UK.

# Syllabus of S.Y.M.Tech Courses (Approved by E&TC BOS) (Course 2020)

# Course Syllabus Semester-III

Program:	M.Tech (E&TC	)-VLSI and Embe	dded Systems		Semester :	III
Course :		se – I [Company/ Ir		С	ode :	MET3702
	Teaching Schem		1 0 -	Evaluati	on Scheme	
Practical	Hours	Credit	IE-I	TW	OR	Total
20	20	10	_	100	100	200
Pre-requisite	2:					
		cs Circuits, VLSI a LAB, VHDL,pythor				
<b>Objectives:</b>						
1.		-Product Develop				
		activities of the ma	ajor project and c	hannelize the v	vork towards j	product
	development.		1		1 . 6	
		d implement real ti			platforms.	
4. Outcomes:	10 incurcate resear	ch culture in studen	its for their techn	ical growill.		
	the course the stu	lents should be able	e to:			
		nd execute the majo		preciable resea	rch outcomes	
		plication considering			gy	
		ty technical report b				
		ical ideas and its rel			121	
	Publish good quali	ty paper in reputed	journal a <mark>nd pres</mark> e	nt their work in	n reputed conf	erences.
Guidelines :					6 11 3	
		to design and demo		-		d guide.
-		oject Internship is a				3.1.
		tform of VLSI or E	mbedded system	considering re	cent trends an	d societal
-	ortance.					
		vare implementation				
	*	be submitted as a o	*			
		tions are expected	10 0.000 U.M.		11000	-
jouri	nal) and 4 <mark>0% of p</mark> la	nned project work	should be comple	eted for submis	sion of Disser	tation Phase-I
		Dame	and Charlester	Contribution	- T	
Detailed Syll	abus:			or all series		
~		Pr	oject Activities	allence	A	
Sr. No.	Activity					Duration (Hrs)
1.	internship,	: Guide allotment, a inalization of topic	and platform, Pla	anning of the w	vork.	30
2.		Literature review, S or finalization of top			Finalization,	30
3.		: understanding pl ecute block level d ct				30
4.	Week 9&10	: Simulation of pro	posed methodol	ogy on appropr	iate software	30

Total

5.

tools and finalization of hardware platform

for submission and term work compliances

Week 11 & 12: Project Report writing and publication or copyright

planning and execution. Demonstration of Project work and Final Review

30

150

Program:	M.Tech (E&TC	)-VLSI and Emb	edded Systems		Semester :	III
Course :	Seminar				Code :	MET3703
	Teaching Schem	e		Evalu	ation Scheme	
Practical	Hours	Credit	PR	тw	OR	T ot al
4	4	2		50	50	1 0 0

## Guidelines :

- 1. Individual student need to study recent topics in the field of VLSI and Embedded Systems under the guidance of allocated guide.
- 2. Students can choose topic related to VLSI or Embedded system considering recent trends and its societal importance.
- 3. The extensive Literature Survey, Mathematical Modeling of particular method and valuable conclusion is expected from seminar study.
- 4. Seminar Report should be submitted as a compliance of term work associated with subject.
- 5. At least, one review paper publication is expected as research outcome of seminar.

Detailed Sylla	abus:	
	Seminar Activities	
Sr. No.	Activity	Duration (Hrs)
1.	Week 1 &3 : Guide allotment, finalization of topic, Planning of the work. Review-1 conduction	6
2.	Week 4&5: Literature review, Specification and Methodology Finalization, of detail topic.	4
3.	Week 6& 8 : Detail Topic Mathematical model, methodology and findings Review-2 conduction	6
4.	Week 9&10 : Comparison of detail topic with other existing methods	4
5.	Week 11 & 12: Seminar Report writing and publication or copyright planning Final Review conduction.	4
	Total	24

Optimism Excellence

Program:	M.Tech (E&TC	c)-VLSI and Emb	edded Systems		Semester :	III
Course :	Internship [Com	pany/Inhouse proj	ect]		Code :	MET3801
	Teaching Schem	ie		Evalu	ation Scheme	
Practical	Hours	Credit	IE1	TW	OR	Total
4	4	2	-	100		100

**Guidelines :** 

- 1. Individual student need to need to attempt for internship with help of PCCOE T&P cell in the field of VLSI and Embedded Systems under the guidance of allocated guide.
- 2. If not get selected for any internships, students can choose extension of mini-project / opportunity of Entrepreneurship opportunity from PCCOE topic related to VLSI or Embedded system considering recent trends and its societal importance.
- 3. The idea presentation is expected from the students based on their topics.
- 4. Internship Report should be submitted as a compliance of term work associated with subject.

etailed Syll	abus: Internship/ In-house Projects/ Entrepreneurship activities	
Sr. No.	Activity	Duration (Hrs)
1.	Week 1 &3 : Guide allotment, Application of internships, finalization of topic, Planning of the work. Review-1 conduction	6
2.	Week 4&5: Internship/ Mini-project/ Entrepreneurship activity implementation as per requirements	4
3.	Week 6& 8 : Review-2 of Activities	6
4.	Week 9&10 : Interaction of Guides with Industry, Poster Presentation	4
5.	Week 11 & 12: Internship Report writing and publication or copyright planning Final Review conduction.	4
	Total "Knowledge Brings Freedom"	30


Progress Credibility Confidence

Optimism Excellence

Program:	M.Tech (E&TC	)-VLSI and Emb	edded Systems		Semester : 1 I		
Course :	MOOCs/ Entrep	reneurship			Code :	MET3981	
	Teaching Schem	ie		Evalu	ation Scheme		
Practical	Hours	Credit	IE1	TW	OR	Total	
4	4	2	-	100	-	100	

## **Guidelines :**

- 1. Individual student need to register for MOOC course of their interest or Entrepreneurship related trainings.
- 2. Week assignment needs to be regularly completed as per requirement of course, which will be considered for internal assessment of course.
- 3. The certification of course or training is mandatory.
- 4. Oral and Presentation of course/ training will be taken at the end of semester
- 5. Total Duration: 24 Contact Hours and 24 Hours should be spend by students on completion of related activities and requirements.



Department of Electronics and Telecommunication Engin	eering
-------------------------------------------------------	--------

# Course Syllabus Semester-IV


Program:	M. Lech (E&IC	C)-VLSI and Emb	edded Systems		Semester :	IV
Course :	Dissertation Pha	se – II [Company/	In-house project]		Code :	MET4704
	Teaching Schem	ne		Evalua	tion Scheme	
Practical	Hours	Credit	IE-I	TW	OR	Total
24	24	12	-	200	200	400
Pre-requisit	e:	1				1
1.	Basics of Electroni	cs Circuits, VLSI	and Embedded			
2.	Basics of C, MATI	LAB, VHDL, pyth	ion.			
<b>Objectives:</b>						
1. 2. 3. 4.	To understand the l To plan for various development. To build, design an	activities of the n ad implement real t	najor project and c	hannelize the	work towards	product
4. Outcomes:	To inculcate resear	ch culture in stude	and for their techni	ical glowill.		
1. 2. 3. 4.	g the course the stud Understand, plan a Design real time ap Prepare good quali Demonstrate techn Publish good quali	nd execute the mapplication consider ty technical report ical ideas and its re	jor Project with ap ring immerging are based on the proj elevance in recent	eas in technol ect. technology	ogy	
		I J	lue to be complet	ed in uns sed	ction under the	guidance of same
3.	project guides. Students need to in Final Project Repor associated with sub Total 2 Paper publi reputed journal) an Phase-I	nplement the proje rt including all pro oject and permission ications are expected d 100% of planned	ect using suitable h beess of project sho on to appear for ex ted as research ou	ardware and sould be subm amination. tcome of Pro- puld be comple	software platfor itted as a comp ject Stage-I and eted for submis	rms liance of term wor l II ( Conference o
3. 4.	Students need to in Final Project Repor associated with sub Total 2 Paper publi reputed journal) an Phase-I	nplement the project rt including all pro- oject and permission ications are expect d 100% of planned "Knowl	ect using suitable h poess of project sho on to appear for ex ted as research ou d project work sho	ardware and sould be subm amination. tcome of Pro- puld be comple	software platfor itted as a comp ject Stage-I and eted for submis	liance of term worl 1 II ( Conference o
3. 4. Detailed Syl	Students need to in Final Project Report associated with sub Total 2 Paper public reputed journal) an Phase-I labus:	nplement the project rt including all pro- oject and permission ications are expect d 100% of planned "Knowl	ect using suitable h pocess of project sho on to appear for ex- ted as research ou d project work sho	ardware and sould be subm amination. tcome of Pro- puld be comple	software platfor itted as a comp ject Stage-I and eted for submis	rms liance of term worl d II ( Conference o sion of Dissertation
3. 4. Detailed Syl Sr. No.	Students need to in Final Project Repor associated with sub Total 2 Paper publi reputed journal) an Phase-I	nplement the project rt including all pro- oject and permission ications are expect d 100% of planned "Knowl	ect using suitable h poess of project sho on to appear for ex ted as research ou d project work sho	ardware and sould be subm amination. tcome of Pro- puld be comple	software platfor itted as a comp ject Stage-I and eted for submis	rms liance of term wor l II ( Conference o
3. 4. Detailed Syl Sr. No. 1.	Students need to in Final Project Report associated with sub Total 2 Paper public reputed journal) an Phase-I labus: Activity Week 1 &2	nplement the project rt including all pro- oject and permission ications are expected d 100% of planned "Knowl P E	ect using suitable h beess of project shi on to appear for ex- ted as research ou d project work sho edge Bring Project Activities	ardware and sould be submaniation. tcome of Propuld be complete	software platfor itted as a comp ject Stage-I and eted for submis	rms liance of term wor d II ( Conference of sion of Dissertation Duration (Hrs) 30
3. 4. Detailed Syl Sr. No. 1. 2.	Students need to in Final Project Report associated with sub Total 2 Paper public reputed journal) an Phase-I labus: Activity Week 1 &2 Week 3&4:	nplement the project rt including all pro- oject and permission ications are expect d 100% of planned "Knowl P	ect using suitable h bocess of project sho on to appear for ex- ted as research ou d project work sho edge Bring Project Activities	ardware and sould be submaniation. tcome of Propuld be complete	software platfor itted as a comp ject Stage-I and eted for submis	rms liance of term wor d II ( Conference of sion of Dissertation Duration (Hrs) 30 30
3. 4. Detailed Syl Sr. No. 1.	Students need to in Final Project Repor associated with sub Total 2 Paper publ reputed journal) an Phase-I labus: Activity Week 1 &2 Week 3&4: completed. Week 5& 6	nplement the proje rt including all pro oject and permissio ications are expected d 100% of planned <b>"Knowl</b> <b>P</b> : 60 % Work show Software Simulation	ect using suitable h beess of project shi on to appear for ex- ted as research ou d project work sho edge Bring Project Activities ald be completed. ion and Hardware ion.	ardware and sould be submaniation. teome of Propuld be complete the co	software platfor itted as a comp ject Stage-I and eted for submis OM"	rms liance of term wor d II ( Conference of sion of Dissertation Duration (Hrs) 30
3. 4. Detailed Syl Sr. No. 1. 2.	Students need to in Final Project Repor associated with sub Total 2 Paper publ reputed journal) an Phase-I labus: Activity Week 1 &2 Week 3&4: completed. Week 5& 6 this week, 8	nplement the proje rt including all pro oject and permissio ications are expected d 100% of planned "Knowl P : 60 % Work show Software Simulati Review 1 conduct : Paper Publicatio	ect using suitable h beess of project shi on to appear for ex- ted as research ou d project work sho edge Bring Project Activities ald be completed. ion and Hardware ion. n should be in pro- be completed.	ardware and sould be submaniation. teome of Probable completes and the completes of the com	software platfor itted as a comp ject Stage-I and eted for submis OM" on should be eted during	rms liance of term wor d II ( Conference of sion of Dissertation Duration (Hrs) 30 30
3. 4. Detailed Syl Sr. No. 1. 2. 3.	Students need to in Final Project Repor associated with sub Total 2 Paper publ reputed journal) an Phase-I labus: Activity Week 1 &2 Week 3&4: completed. Week 5& 6 this week, 8 Week 7&8 :	nplement the project rt including all pro- oject and permission ications are expected d 100% of planned "Knowl P : 60 % Work should Software Simulation Review 1 conduct : Paper Publication 30% work should b	ect using suitable h beess of project sho ted as research ou d project work sho <b>Project Activities</b> ald be completed. ion and Hardware ion. n should be in pro- be completed.	ardware and sould be submaniation. teome of Propuld be complete to the complete tot to the complete to the com	on should be eted during onducted ex the quality	rms liance of term wor d II ( Conference of sion of Dissertation Duration (Hrs) 30 30 30
3. 4. Detailed Syll Sr. No. 1. 2. 3. 4.	Students need to in Final Project Repor associated with sub Total 2 Paper publi reputed journal) an Phase-I labus: Activity Week 1 &2 Week 3 &4: completed. Week 5 & 6 this week, 8 Week 7 & 8 Week 9 & 1 of project an Week 11 & execution. I	nplement the project rt including all pro- oject and permission ications are expected d 100% of planned (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P (K)OW P	ect using suitable h beess of project sho ted as research ou d project work sho edge Bring Project Activities ald be completed. ion and Hardware ion. n should be in pro be completed. 00 % work. Review views will be cond alfillment to permi project work and b	Implementati cess or compl w -2 will be c functed to check t project subm	on should be eted during onducted ek the quality hission. ing and h Review	rms liance of term work d II ( Conference of sion of Dissertation Duration (Hrs) 30 30 30 30 30 30

M.Tech (E&TC-VLSI and Embedded System), PCCOE,

Program:	M.Tech (E&TC)-VLSI and Embedded Systems Semester : IV					IV
Course :	MOOCs/ Entrep	reneurship			Code :	<b>MET4982</b>
	Teaching Schem	ie		Evalu	ation Scheme	
Practical	Hours	Credit	IE1	TW	OR	Total
4	4	2	-	100	-	100

Guidelines :

- 1. Individual student need to register for MOOC course of their interest or Entrepreneurship related trainings.
- 2. Week assignment needs to be regularly completed as per requirement of course, which will be considered for internal assessment of course.
- 3. The certification of course or training is mandatory.
- 4. Oral and Presentation of course/ training will be taken at the end of semester
- 5. Total Duration: 24 Contact Hours and 24 Hours should be spend by students on completion of related activities and requirements.



"There are no secrets to success. It is the result of preparation, hard work, learning from failure."



PimpriChinchwad College of Engineering (PCCoE),

Pradhikaran, Nigdi, Pune - 411 044

- Colin Powell

# Annexure-I AUDIT COURSESyllabus

	SEM-I		SEM-II
M_1961A	Constitution of India	M_2962A	Team Building & Leadership
M_1961B	Value Education	M_2962B	English for Research writing
M_1961C	Stress Management	M_2962C	Disaster Management

# List of AUDIT COURSE (Common to all Programs)

Program: M.Tech				Semester: I and II			
Course : Audit Courses (Semester I and II) Code: M_1961 , M_2962							
	<b>Teaching Scheme</b>	18		Evaluatio	on Scheme	sr.	
Lecture	Hours	Credit	IE1	IE2	ЕТЕ	Total	
1	1	- /	7			9	
	e audit courses are comm idents can select any aud			s for Semes	ter I andII	pu pu	
3. The	ese are non-credit courses	s but mandatory to	comply with f	or the comp	letion of these	emester.	
		"Kno	wledge B	rings F	reedom	"	
					withingo		

greas creativitiny confidence

optimism excellence

1000 000

Program	M.Tech(All Branche	s)/MCA			Semester:	Ι
Course	Constitution of India				Code :	M_1961A
	Teaching Schem	e		Evaluati	ion Scheme	
Lecture	Hours	Credit	IE1	IE2	ETE	Total
1	1	-				

**Objectives:** 

1. To understand the constitution and the centre-state relations and functioning

2. To understand the rules and regulations under which public and private sector work

3. To understand E-governance through computers and knowledge of cyber laws

### **Outcomes:**

After learning the course, the students should be able to:

1. Understand the functions of the Indian government and identify and explore the basic features, modalities about Indian constitution and assessment of the Parliamentary System in India.

2. Differentiate the functioning of Indian Political system at Central and State level and comprehend the fundamental rights and abide the rules of the Indian constitution.

Unit	Description	Duration (Hrs)
1	Introduction to Constitution & System of Government Meaning of the constitution law and constitutionalism, making of constitution, Salient features and characteristics of the Constitution of India, Preamble, Fundamental Rights, Directive Principles of State Policy, Fundamental Duties and it's legal status, Citizenship. Structure and Function of Central Government, President, Vice President, Prime Minister, Cabinet, Parliament, Supreme Court of India, Judicial Review, Federal structure and distribution of legislative and financial powers between the Union and the States, local self- government	6
2	Judiciary and Constitution Functions: Governor, Chief Minister, Cabinet, State Legislature Judicial System in States, High Courts and other Subordinate Courts, Parliamentary Form of Government in India. Constitution Functions: Indian Federal System and it's characteristics, Center& State Relations, President's Rule, Constitutional Amendments and powers, Constitutional Functionaries, Emergency Provisions, Assessment of working of the Parliamentary System in India.	6
ISBN-1 2. Clare	Books: a Das Basu, –Introduction to the Constitution of India –, Prentice Hall of India, New Delhi,24th editi 09388548868 ndon Press, Subhash C, Kashyap, –Our Constitution: An Introduction to India's Constitution and co IBT, 5th edition, 2014, ISBN-9781107034624	
1. Dr J N 2. <u>https</u> 2. <u>https</u> 3. http:// 4. Maci ISBN-1 5. PM F	ce Books: N Pandey : Constitutional Law of India :://www.meity.gov.in/divisions/national-e-governance-plan :://www.meity.gov.in/DeitY_e-book/e-gov_policy/download/Policy%20Document.pdf //www.iibf.org.in/documents/cyber-laws-chapter-in-legal-aspects-book.pdf ver and Page, -Society: An Introduction Analysis -, Laxmi Publications, 4th edition, 2007, 00333916166 Bhakshi, -The constitution of Indial, Universal Law Publishing - An imprint of Lexis Nexis, 14th ed 08131262375	ition, 2017,

l 
ration h
6
6
12

Lutz, C., Cengage Learning EME.

M.Tech(All Branches	)/MCA		S	emester:	Ι	
Stress Management	Stress Management				M_1961C	
Teaching Scheme Evaluation Scheme				me		
Hours	Credit	IE 1	IE 2	ЕТЕ	Total	
1	-					
earn to achieve the highe become a person with sta be able to: ealthy mind in a healthy	st goal happily ble mind, pleasing			ation		
abus:						
ription	hwad	10	011		Duration hr	
itions of Eight parts of Y and Niyam. and Don't's in life.	og. (Ashtanga)		1 <sup>0</sup> 90	on	6	
s of pranayama	/-			engine -	6	
				C C	12	
ooks:	PC	CC			cation Department)	
	Stress Management         Teaching Scheme         Hours         1         vercome stress         chieve overall health of learn to achieve the highe         ecome a person with stal         be able to:         ealthy mind in a healthy lead         orking efficiency         abus:         ription         itions of Eight parts of Y         and Don't's in life.         yam         arization of breathing teaching teaching teaching teach to day to day work and bach to da	Teaching Scheme         Hours       Credit         1       -         vercome stress       -         chieve overall health of body and mind       -         vercome stress       -         chieve overall health of body and mind       -         earn to achieve the highest goal happily       -         ecome a person with stable mind, pleasing       -         be able to:       -         ealthy mind in a healthy body thus improviorking efficiency       -         abus:       -         ription       -         itions of Eight parts of Yog. (Ashtanga )       -         and Niyam.       -         and Don't's in life.       -         yam       -         arization of breathing techniques and its explanation of breathing techniques and its explanation of any work and duties, wisdor         asanas for Group Tarining-Part-II : Janarda	Stress Management         Teaching Scheme         Hours       Credit       IE 1         1       -          vercome stress           vercome stress       chieve overall health of body and mind earn to achieve the highest goal happily ecome a person with stable mind, pleasing personality a         be able to:          eathy mind in a healthy body thus improving social heat orking efficiency          abus:          ription          and Niyam.          and Don't's in life.          yam       arization of breathing techniques and its effects-         of pranayama          oach to day to day work and duties, wisdom       1	Stress Management       C         Teaching Scheme       Ev         Hours       Credit       IE 1       IE 2         1       -           vercome stress       chieve overall health of body and mind earn to achieve the highest goal happily ecome a person with stable mind, pleasing personality and determine be able to:       earn to achieve the highest goal happily ecome a person with stable mind, pleasing personality and determine be able to:         earlthy mind in a healthy body thus improving social health also orking efficiency abus:          ription           and Niyam.           and Don't's in life.           yam       arization of breathing techniques and its effects-          of pranayama           ach to day to day work and duties, wisdom           l	Stress Management       Code :         Teaching Scheme       Evaluation School         Hours       Credit       IE 1       IE 2       ETE         1       -            vercome stress       chieve overall health of body and mind            vercome stress       chieve the highest goal happily            ecome a person with stable mind, pleasing personality and determination            be able to:              athty mind in a healthy body thus improving social health also orking efficiency            abus:              ription              adus:               adus:                 adusty mind in a healthy body thus improving social health also orking efficiency	

3. A Foundation Course in Human Values and Professional Ethics Presenting a Universal Approach to Value Education - Through Self-exploration

Progra	m	M.Tech(All Bran	ches)/MCA			Semester:	ΙΙ
Course	:	Team Building &	Leadership			Code:	M_2962A
		Teaching Scheme	2		Evaluation	Scheme	
Lect	ture	Hours	Credit	IE1	IE2	ЕТЕ	Total
1	l	1	-				
Objecti 1. 2. 3. Outcon After le	Develo Becon Famili nes:		d discuss different the characteristic	t leadership mod s of team buildi le to: wwledge to devel	ng. op projects.		
Detaile	d Syllal	-					
Unit	Desc	ription	1	1			Duration h
	Abilit and s Tradit	ol, using power re y to plan future ac stimulate others. ional, legal, and matic, paternalistic	tions and transmit What the word legitimate lead	t that vision to c —leader∥ mea der. Categories	others. Taking th ns, Types of autocratic, d	e initiative leadership,	6
2.	Why i Advar Tradit teams Strate object	work s teamwork import ntages and disadvar ional vs. virtuoso within the organiz egies to develop t ives vs. personal traging participatio	ntages of teamwor reams, forming ef ation. Creating a f he team's missio motivation. Distin	k. How to deter fective and bala friendly and coll n, vision, value nguishing purpo	mine roles in a te need teams, Stre aborative environ es, and objective ose and tasks in	eam. engthening nment. es. Shared the team.	6
	Tota		nowledge I		eedom"		12
2. R	tephen ( onald A	Covey, The Seven . Heifetz, Leadersh E. Porter, Competit	ip without Easy A	Answers, Belkna		9.	

Program	M.Tech(All Brand	ches)/MCA		Semester	r: II	
Course :	English For Resea	arch Paper Writing		Code :	M_296	52B
Teaching Schem	e			Evaluati	on Scheme	
Lecture	Hours	Credit	IE1	IE2	ETE	Total
1	1	-				

**Objectives:** 

1. Understand that how to improve your writing skills and level of readability

2. Learn about what to write in each section

3. Understand the skills needed when writing a Title

4. Ensure the good quality of paper at very first-time submission

## **Outcomes:**

After learning the course the students should be able to:

#### 1. Develop the ability to plan and prepare and research papers and reports

2. Write a research article, review article, thesis chapter and other related academic research text effectively

## **Detailed Syllabus:**

Unit	Description	Duration h
1	Planning and Preparation, Word Order, Breaking up long sentences,	
	Structuring Paragraphs and Sentences, Being Concise and Removing	
	Redundancy, Avoiding Ambiguity and Vagueness,	
	Clarifying Who Did What, Highlighting Your Findings, Hedging and	6
	Criticizing, Paraphrasing and Plagiarism, Sections of a Paper, Abstracts.	
	Writing the Introduction, Review of the Literature, Methods, Results, Discussion,	
	Conclusions, The Final Check.	
2	Key skills needed: Title, Abstract, Introduction, Review of the Literature, Methods, Results,	
	Discussion, Conclusions, Useful phrases, how to ensure paper is as good as it could possibly	6
	be the first- time submission	U
	"Knowledge Brings Ereedem"	
	Total Knowledge Brings Freedom	12
Text B	poks:	
1.	Dey R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press	
Refere	nce Books:	
1.	Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books)	
2.	Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM. Highman'sbook	
3.	Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht	

Heidelberg London, 2011

Department of Electronics and '	<b>Felecommunication</b>	Engineering
---------------------------------	--------------------------	-------------

Program		M.Tech(All Bra			Semester		
Course		Disaster Manag			Code :		2962C
		<b>Teaching Schem</b>	e		Evaluation	Scheme	
Lec	ture	Hours	Credit	IE-1	IE2	ЕТЕ	Total
-	l	1	-				
<ol> <li>To the manage</li> <li>To provide the manage</li> <li>To provide the manage</li> </ol>	ient engir each the ment. ovide insi <b>tes:</b>	concept of Disas	s natural and mann ter management ar national and regior	nd measures to nal level scenar		-	es of disast
1. Lean 2. Lean	n differei	nt disasters and m ional frame work	nts should be able to easures to reduce th for disaster manage	ne risk due to th		obal level.	
Unit	-		Descrip	otion			Duratio h
1.	Differen Earthqu Pollutio Structur (famine	nt Types of Dis akes, Landslides n, Nuclear Disaster al failures(Buildi , draught, epiden	and Disaster. Cor aster : A) Natur etc B) Man-ma er, Biological Disas ing and Bridge), nics) and Rapid C and practical exam	al Disaster: s de Disaster: s sters, Accidents War & Terror onset Disasters	uch as Flood, such as Fire, s (Air, Sea, Rai rism etc. Slow (Air Crash, tid	Cyclone, Industrial l & Road), Disasters	6
2.	Natural and Vo Zone. Disaster Resettle coordina Disaster	l disasters- Earth lcanic eruptions. r Prevention and ement and Rehab ation during disas r Management :	nquakes, Tsunami, Their case studie I Mitigation. Refu pilitation issues du ters, Models in Dis Role of Governme Iness Role of Engin	Floods, Droug s. Coastal disa gee operations tring and after asters. nt, Internationa	ght, Landslides, asters. Coastal during disaste r disasters, Int al and NGO Bo	regulation rs, Human er-sectoral odies. Role	6
	Total		Penness Crodi	hinte Confi	anse d		12
1. Pando 2. Tusha 3. Jagbi 4. J.P. S 5. C. K. S Public 6. Sha	r Bhattac r Singh, I inghal, D Rajan, N ation lleshShuk	014. Disaster Man charya, Disaster So Disaster, Managen isaster Manageme avale Pandharinat	agement, Wiley Inc cience and Manage nent: Future Challer ent, Laxmi Publicat h, Earth and Atmos in, Biodiversity, Er	ment, McGraw nges and Oppor ions spheric Disaste	Hill Education rtunities, K W F r Management	Publishers Pr	vt. Ltd. Manmade,
Publicat <b>Text Bo</b> 1. Disas 2. Disas 3. Disas	ions ooks: ter Admin ter Manaş ter manaş	nistration and Mai gement- G.K Gho gement – S.K.Sing	nagement, Text & C sh-A.P.H. Publishin gh, S.C. Kundu, Sho Sharma- IIPA, Ne	Case studies- SI ng Corporation obha Singh A –	L Goel-Deep an	d Deep Pub	lications

# Annexure-II Open Elective Syllabus

## LIST OF OPENELECTIVES

## OFFERED BY VLSI & EMBEDDED SYSTEMS

	<b>Open Elective – I</b>		Open Elective –II
MET1601A	Automotive Electronics & Applications	MET2602A	Drone Programming for Beginners
MET1601B	Industrial Drives	MET2602B	Instrumentation and Measurement
MET1601C	Basics of FPGA and CPLD	MET2602C	Microcontrollers and Microprocessors applications
MET1601D	Robotics	MET2602D	Electronics Implementation Platforms

## OFFERED BY HEAT POWER ENGINEERING

	Open Elective – I	Collo	<b>Open Elective –II</b>
MMH1601A	Electronic Cooling	MMH2602A	Waste Management for Smart Cities
MMH1601B	Green Buildings	MMH2602B	Battery Management for Electric Vehicles
MMH1601C	System Modeling and Simulation	MMH2602C	Renewable Energy Sources

1

## OFFERED BY DESIGN ENGINEERING

	Open Elective – I		<b>Open Elective –II</b>
MMD1601A	Advanced Materials	MMD2602A	Room Acoustics
MMD1601B	Optimization Methods	MMD2602B	Design Thinking
MMD1601C	Modeling & Simulation of Dynamic Systems	MMD2602C	Reliability Engineering

### OFFERED BY COMPUTER ENGINEERING

	Open Elective – I	99	Open Elective –II
MCE1601A	Programming with Python	MCE2602A	Image Processing with MATLAB
MCE1601B	Software Engineering Basics	MCE2602B	Linux Essentials
MCE1601C	Basics of Machine learning	MCE2602C	Design with UML

## OFFERED BY CIVIL- CONSTRCTION MANAGEMENT

	Open Elective – I		Open Elective –II
MCI1601A	Project Management and Finance	MCI2602A	Contracts, Tendering and Arbitration
MCI1601B	Green Technology	MCI2602B	Total Quality Management in Construction
MCI1601C	Organisation Behaviour	MCI2602C	Operation Research

## OFFERED BY ARTIFICIAL INTELLIGENCE & DATA SCIENCE

	Open Elective – I		Open Elective –II
MDS1601A	R programming	MDS2602A	Python for Data Science
MDS1601B	Business Analytics	MDS2602B	Introduction to Neural Networks

Course	A 4 a 4 *	no Flootman!	and its Amelia	Systems		Semester:	I	(01 )
		ve Electronics	and its Applicat	tions		Code: Evaluation Sche	MET1 me	601A
			Creadit	1171				To4al
	Lecture	Hours	Credit	IE1	IE2	ETE		Fotal
Dutan	2 Veroendodee of Ele	2	2	20		30		50
is essen	Knowledge of Electial.	ctronics& elec	trical, instrumenta	ation, contro	i systems,	and IC engine of	peration,	
Objecti								
1.	To explain the var	rious applicati	on of electronics	systems and	ECU in a	utomotive.		
2.	To deliver know	ledge about p	rinciples and app	plications of	sensors a	and actuators in a	automotive	electronic
	systems.							
3.	To explore variou	is control syste	ems in automotive	2				
Outcon	nes: arning the course, t	ha studants sh	ould be able to:					
1.	Acquire an over			ts, subsyste	ms, and	basics of electron	nic contro	l in today
	automotive indus		bows	C	AU			5
2.	Understand the av	vailable autom	otive sensors a <mark>nd</mark>	actuators in	various el	ectronic control s	systems.	
3.	Understand comp				ve design	0		
4.	Analyze the safet	y systems in a	utomotive applica	ation				
Detaile	d Syllabus:	122				12		Derection
Unit	Description							Duration (Hrs)
1.	Automotive Syst with emphasis or subsystems and c	n increasing ro omponents, Be	ole of electronics ody, Chassis, and	and softwar Powertrain	e, Overvi Electronic	ew of typical aut s	comotive	7
2.	Sensors and Act Crank angle positi		sensor arrangem	ient. Types of	of sensors	such as oxygen	sensors	
2.	EGO. Air mass fl		A) 10	hicle speed s	sensors, F	low sensor, Temp	perature,	8
	EGO, Air mass fl Engine Control control system, I maps, Need of n Dynamometer tes	ow sensors, Tl System: Algo Electronic ign naps, Procedu	hrottle position se prithms for engin ition, EGR for e	hicle speed s ensor, Solence e control ind exhaust emis	sensors, Florids, Stepp olds, Stepp cluding op ssion cont	low sensor, Temp per Motors, Relay pen loop and clos rol. Look-up tal	berature, s, etc., sed loop bles and	8
3.	Engine Control control system, I maps, Need of m Dynamometer tes Active and pass keyless entry, Im	ow sensors, Tl System: Algo Electronic ign naps, Procedu sting ive safety sy mobilizers etc	hrottle position se orithms for engin ition, EGR for e re to generate m stems: Body ele ., Electronic instr	hicle speed s ensor, Solence e control ind exhaust emis- haps, Engine ectronics in- ument cluste	sensors, F bids, Stepp cluding op ssion cont cluding li ers and das	low sensor, Temp per Motors, Relay pen loop and clos rol. Look-up tal on, Torque table, ghting control, 1 shboard electronic	Remote cs,	
3.	Engine Control control system, I maps, Need of m Dynamometer tes Active and pass	ow sensors, Tl System: Algo Electronic ign naps, Procedu sting ive safety sy mobilizers etc	hrottle position se prithms for engin ition, EGR for e re to generate m stems: Body ele ., Electronic instr conic stability pro	hicle speed s ensor, Solence e control ind exhaust emis- haps, Engine ectronics in- ument cluste	sensors, F bids, Stepp cluding op ssion cont cluding li ers and das	low sensor, Temp per Motors, Relay pen loop and clos rol. Look-up tal on, Torque table, ghting control, 1 shboard electronic	Remote cs,	7
3.	Engine Control control system, 1 maps, Need of m Dynamometer tes Active and pass keyless entry, Im Antilock braking poks: 1. William B. R Butterworth-	ow sensors, T System: Algo Electronic ign naps, Procedu sting sive safety sy mobilizers etc system, Electr Libbens, -Unde Heinemann Pu	hrottle position se prithms for engin ition, EGR for e re to generate m stems: Body ele ., Electronic instr conic stability pro	hicle speed s ensor, Solence e control indexhaust emiss haps, Engine ectronics in- ument cluste gram, Air ba tal	ensors, Fl pids, Stepp cluding op ssion cont e calibratic cluding li ers and da: gs, Comp nics- An I	low sensor, Temp per Motors, Relay pen loop and clos rol. Look-up tal on, Torque table, ghting control, I shboard electroni- uter vision based Engineering Persp	Remote cs, ADAS	7 8 30
3. 4. Text Bo	Engine Control control system, 1 maps, Need of m Dynamometer tes Active and pass keyless entry, Im Antilock braking poks: 1. William B. R Butterworth-	ow sensors, Tl System: Algo Electronic ign naps, Procedu sting sive safety sy mobilizers etc system, Electr Libbens, -Unde Heinemann Pu	hrottle position se prithms for engin ition, EGR for e re to generate m stems: Body ele ., Electronic instr onic stability pro To rstanding Autome ablications, 2017.	hicle speed s ensor, Solence e control indexhaust emiss haps, Engine ectronics in- ument cluste gram, Air ba tal	ensors, Fl pids, Stepp cluding op ssion cont e calibratic cluding li ers and da: gs, Comp nics- An I	low sensor, Temp per Motors, Relay pen loop and clos rol. Look-up tal on, Torque table, ghting control, I shboard electroni- uter vision based Engineering Persp	Remote cs, ADAS	7 8 30
3. 4. Text Bo	Engine Control control system, 1 maps, Need of m Dynamometer tes Active and pass keyless entry, Im Antilock braking Ooks: 1. William B. R Butterworth- 2. Ronald K. Ju ice Books: 1. Robert Bosch 2. Kiencke, Uw	ow sensors, TI System: Algo Electronic ign naps, Procedu sting ive safety sy mobilizers etc system, Electr Libbens, -Unde Heinemann Pu rgen, —Autom	hrottle position se prithms for engin ition, EGR for en- re to generate m stems: Body ele ., Electronic instr- ronic stability pro- <b>To</b> restanding Automo- ablications, 2017. notive Electronics e Hand Book  , 10 .ars, —Automotiv	hicle speed s ensor, Solence e control indexhaust emission paps, Engine ectronics indexhaust emission current clusted gram, Air bast tal otive Electron s Handbookl, oth edition, W	ensors, Fl pids, Stepp cluding op ssion cont calibratic cluding li ers and da: gs, Comp nics- An I Mc-Graw	low sensor, Temp per Motors, Relay pen loop and clos rol. Look-up tal on, Torque table, ghting control, 1 shboard electronio uter vision based Engineering Persp 7 Hill, 1999 lications, 2018	erature, ss, etc., sed loop bles and Remote cs, ADAS	7 8 30 <sup>h</sup> edition,
3. 4. Text Bo	Engine Control control system, 1 maps, Need of m Dynamometer tes Active and pass keyless entry, Im Antilock braking Ooks: 1. William B. R Butterworth- 2. Ronald K. Ju ice Books: 1. Robert Bosch 2. Kiencke, Uw edition, Sprin 3. Tom H. Dent	ow sensors, TI System: Algo Electronic ign naps, Procedu sting sive safety sy mobilizers etc system, Electr libbens, -Unde Heinemann Pu rgen, —Autom h, -Automotive e, Nielsen & L nger Publicatio on ,-Automob	hrottle position se prithms for engin ition, EGR for en- re to generate m stems: Body ele ., Electronic instr- ronic stability pro- <b>To</b> restanding Automo- ablications, 2017. notive Electronics e Hand Book  , 10 .ars, —Automotiv	hicle speed s ensor, Solence e control indexhaust emiss haps, Engine ectronics in- ument cluste gram, Air ba tal otive Electro s Handbookl, th edition, W ve Control Sy Electronic S	sensors, Fl ids, Stepp cluding op ssion cont calibratic cluding li ers and da: gs, Comp nics- An I Mc-Graw /iley Publ /stems for ystems , 2	low sensor, Temp per Motors, Relay per Motors, Relay per loop and clos rol. Look-up tal on, Torque table, ghting control, I shboard electroni- uter vision based Engineering Persp 7 Hill, 1999 lications, 2018 Engine, Driveline Brd Edition, Elsev	e and Vehic vier, 2004	7 8 30 <sup>h</sup> edition,

Program:M.Tech (E&TC)-VLSI and Embedded SystemsSemester:ICourse:Industrial DrivesCode:MET160							
course	Teaching Scheme				ation Scheme	1001D	
Lect	ture Hours	Credit	IE 1	IE 2	ETE	Total	
2	_	2	20		30	50	
	<b>quisite:</b> cal Drives, Dynamics of Elec	ctrical drives, Cor	ntrol Systems				
Object	-		j i i j				
1.	To define electric drive, its	s parts, advantage	s and explain cho	oice of electr	ic drive.		
2.	To explain dynamics and i						
3.	To explain selection of mo						
4.	To explain the control of in				r motor drives.		
5.	To discuss typical applicat	ions electrical dri	ives in the indust	ry			
Outcor							
	earning the course, the stude			ifformation	litions		
1.	J 1				litions.		
2. 3.	· · · · · · · · · · · · · · · · · · ·				7		
3. 4.							
-т.	. To analyze the performan	lee of medetion if	notor arrives unde	a unicient e	martions.		
Detaile	d Syllabus:	1000/1		A A A	N.		
Unit	Description				Sal	Duration (Hrs)	
1.	Selection of Motor Pow	er Ratings: The	ermal Model of	Motor for I	Heating and Cooling	<u>z</u> ,	
	Classes of Motor Duty,	Determination of	f Motor Rating.	Direct Cur	rent Motor Drives	5:	
	Controlled Rectifier Fed						
	Rectifier Control of dc					ſ,	
	Supply Harmonics, Pow				Chopper Control of	of	
	Separately Excited dc Mo		trol of Sorian Mo	tor			
2.							
	L Analysis of Induction Me		Performance of	Three Pha	se Induction Motor		
		otor Fed from No	Performance of on-Sinusoidal V	Three Phasolitage Supp	ly, Starting, Braking		
	Transient Analysis. Speed	otor Fed from No Control Techniq	Performance of on-Sinusoidal V	Three Phasolitage Supp	ly, Starting, Braking	<b>T</b>	
3	Transient Analysis. Speed Frequency Control from V	otor Fed from No Control Techniqu Oltage Sources.	Performance of on-Sinusoidal V ues-Stator Volta	Three Phas oltage Supp ge Control, V	ly, Starting, Braking /ariable Voltage	8, 8	
3.	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter (	otor Fed from No Control Techniq Oltage Sources. VSI) Control, Cyc	Performance of on-Sinusoidal V ues-Stator Volta	Three Phasolitage Supp ge Control, V ntrol, Closed	ly, Starting, Braking /ariable Voltage I Loop Speed Contro	<sup>g,</sup> 8	
3.	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for	otor Fed from No Control Techniq Oltage Sources. VSI) Control, Cycor VSI and Cyc	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In	Three Phase oltage Supp ge Control, V ntrol, Closec duction Mo	ly, Starting, Braking /ariable Voltage l Loop Speed Contro tor Drives, Variabl	<sup>2</sup> , <b>8</b> bl e <b>7</b>	
3.	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a	otor Fed from No Control Techniqu Oltage Sources. VSI) Control, Cycor VSI and Cyco a Current Source,	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont	ly, Starting, Braking /ariable Voltage l Loop Speed Contro tor Drives, Variabl rol, current regulated	<sup>2</sup> , <b>8</b> bl e <b>7</b>	
3.	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter co	otor Fed from No Control Techniqu Oltage Sources. VSI) Control, Cycor VSI and Cyco Current Source, ntrol, speed contro	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source ol of single phase	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont e induction n	ly, Starting, Braking Variable Voltage I Loop Speed Contro tor Drives, Variabl rol, current regulated notors.	<sup>3,</sup> 8 <sup>bl</sup> <sup>d</sup> 7	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter co Synchronous Motor Dri	otor Fed from No Control Techniq Voltage Sources. VSI) Control, Cycor VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont e induction n ency supply-	ly, Starting, Braking Variable Voltage I Loop Speed Contro tor Drives, Variabl rol, current regulated notors. starting, synchronou	<sup>g</sup> , <b>8</b> <sup>b1</sup> <sup>e</sup> <sup>d</sup> <b>7</b>	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter con <b>Synchronous Motor Dri</b> motor. Self-controlled s	otor Fed from No Control Techniq Voltage Sources. VSI) Control, Cyco or VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr ynchronous moto	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque or drive emplo	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont e induction n ency supply- ying load of	ly, Starting, Braking /ariable Voltage l Loop Speed Contro tor Drives, Variabl rol, current regulated notors. starting, synchronou commutated thruste	<sup>g</sup> , <b>8</b> <sup>b1</sup> <sup>e</sup> <b>7</b> <sup>d</sup> <b>7</b> <sup>ls</sup> <sup>er</sup>	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter co Synchronous Motor Dri	otor Fed from No Control Techniq Oltage Sources. VSI) Control, Cyco or VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr ynchronous moto net ac (PMAC)	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque or drive emplo	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont e induction n ency supply- ying load of	ly, Starting, Braking /ariable Voltage l Loop Speed Contro tor Drives, Variabl rol, current regulated notors. starting, synchronou commutated thruste	3.     8       D1	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter con <b>Synchronous Motor Dri</b> motor. Self-controlled s inverter, Permanent Mag Brushless dc Motor Drives <b>Stepper Motor Drives</b> :	otor Fed from No Control Techniq Oltage Sources. VSI) Control, Cyco or VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr ynchronous moto net ac (PMAC) s. Variable Relucta	Performance of on-Sinusoidal V ues-Stator Volta, clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque or drive emplo Motor Drives, S ance, Permanent	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont ency supply- ying load of Sinusoidal P	ly, Starting, Braking Variable Voltage I Loop Speed Contro tor Drives, Variabl rol, current regulated notors. starting, synchronou commutated thrusted MAC Motor Drives mportant Features of	g,     8       ol     7       ol     7       ol     7       ol     8       of     8	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter con <b>Synchronous Motor Dri</b> motor. Self-controlled s inverter, Permanent Mag Brushless dc Motor Drive	otor Fed from No Control Techniq Oltage Sources. VSI) Control, Cyco or VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr ynchronous moto net ac (PMAC) s. Variable Relucta	Performance of on-Sinusoidal V ues-Stator Volta, clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque or drive emplo Motor Drives, S ance, Permanent	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont ency supply- ying load of Sinusoidal P	ly, Starting, Braking Variable Voltage I Loop Speed Contro tor Drives, Variabl rol, current regulated notors. starting, synchronou commutated thrusted MAC Motor Drives mportant Features of	g,     8       ol     7       ol     7       ol     7       ol     8       of     8	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter con Synchronous Motor Dri motor. Self-controlled s inverter, Permanent Mag Brushless dc Motor Drives: Stepper Motor Drives: Stepper Motors, Torque Motor.	otor Fed from No Control Technique VSI) Control, Cycor VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr ynchronous moto net ac (PMAC) S. Variable Relucta Versus Stepping	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque or drive emplo Motor Drives, S ance, Permanent Rate Characteri	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont induction n ncy supply- ying load of Sinusoidal P Magnet, In stics, Drive	ly, Starting, Braking Variable Voltage I Loop Speed Contro tor Drives, Variable rol, current regulated notors. starting, synchronou commutated thruste MAC Motor Drives nportant Features of Circuits for Steppe	g,     8       ol     7       ol     7       ol     7       ol     8       of     8	
	Transient Analysis. Speed Frequency Control from V Voltage Source Inverter ( and Converter Rating for Frequency Control from a voltage source inverter con Synchronous Motor Dri motor. Self-controlled s inverter, Permanent Mag Brushless dc Motor Drives Stepper Motor Drives: Stepper Motors, Torque	otor Fed from No Control Technique VSI) Control, Cycor VSI and Cyco a Current Source, ntrol, speed contro ves: Operation fr ynchronous moto net ac (PMAC) S. Variable Relucta Versus Stepping	Performance of on-Sinusoidal V ues-Stator Volta clo-converter Co clo-converter In , Current Source ol of single phase rom fixed freque or drive emplo Motor Drives, S ance, Permanent Rate Characteri	Three Pha: oltage Supp ge Control, V ntrol, Closed duction Mo (CSI) Cont induction n ncy supply- ying load of Sinusoidal P Magnet, In stics, Drive	ly, Starting, Braking Variable Voltage I Loop Speed Contro tor Drives, Variable rol, current regulated notors. starting, synchronou commutated thruste MAC Motor Drives nportant Features of Circuits for Steppe	g,     8       ol     7       ol     7       ol     7       ol     8       of     8	

# Gopal K Dubey, Fundamentals of the electrical drives Narosa publication N Mohan T M udaland & W. P. Pabhing. Power Electronics converter application I.

- 2. N. Mohan T.M. udeland &W. P. Robbins, Power Electronics converter application J.Wiley& sons
- 3. Vedam Suryavanshi, Electrical Drives Concept and application
- 4. B.K. Bose, Advanced power Electronics & A.C. Drives
- 5. S.K.Pillar, Analysis of thyristor power conditioned motors

## **Reference Books:**

- 1. N.K De, P.K. Sen, Electric Drives PHI Learning 1 st Edition, 2009
- 2. Gobal K.Dubey, Fundamentals of Electrical Drives- Alpha Science Int. Ltd.,
- 3. Shepherd Hullay&Liag, Power Electronics & Motor Control -, Cambridge Univ. Press
- 4. Gopal K Dubey, Power Semiconductor controlled Drives, Prentice Hall pub.
- 5. R. Krishnan, Electric Motor Drives-Modelling, Analysis and Control, Pearson Education, 2003
- 6. P.C. Sen ,Thyristorised DC Drives -, Krieger pub.
- 7. S.B.Dewan, G.R.Slemon&A.Stranghan; Power Semi conductor controlled Drives John-Willey pub.



Progra			VLSI and Embed	ded Systems	Seme		
Course		ic of FPGA and O	CPLD	1	Code		T1601C
	<u>'</u>	<b>Teaching Scheme</b>			Evaluation	n Scheme	
L	ecture	Hours	Credit	IE1	IE2	ЕТЕ	Total
	2	2	2	20		30	50
		<b>f</b> Fundamentals c	of digital electronics	, Knowledge of c	one hardware des	scription langua	ge
	ential.						
Object		idents familiar wit	h programmable log	vic devices and it	s architectures		
1. 2.			e and features of FP		s arenneetures.		
2. 3.			with the design pro-		a design is man	and to the exist	na hardwara
5.	in FPGA an		with the design pro	beess and now in	e design is map	ped to the exist	ing naruware
Outcor		u CI LD.					
		urse the students s	hould be able to:				
1.			LD and FPGA arch	nitectures.			
2.	To design a	system using FPG	As.				
3.	To demonst	rate an understand	ing of interfacing or	f different externa	al devices with F	FPGA/CPLD.	
4.			flow of FPGA and				
	d Syllabus:	1 0		1	00		
Unit		. 151	2/1		A S ALL		Duration
	Descriptio				2		Н
1.			o Hardware Descri				
			, FPGA: General				7
	overview, s	pecification and a	oplications, Feature	s of AC9300 serie	es of CPLD fain	lly.	
2.	FPGA Arc					31	
			nfigurable Logic Bl				0
			nced features of X e Density, Program				8
	Design Guid		e Density, 1 logram	ming methods, C	Jeneral Design	low, Ocherai	
3.			LD: The purpose	of interfacing, in	terfacing of ext	ernal devices	
			ooth Module, GPS	Module, Zigbe	e Module, Diffe	erent types of	7
		ices with FPGA/C				i EDGA	
4.	based on Ca		Xilinx Virtex-6, S	partan-6, Z-board	Advanced feat	ures in FPGA	
			CPLD: Complete d	lesign of any co	mbinational cire	ruit by gates	8
		gebra, Design of s		lesign of any co	momational env	Juit by guies,	
	Total		Sim	a 1098			30
Text B							
			l Design Using Fiel				
2.		s and Andrew G. Iorgan Kaufmann	Schmidt, –Embed	ded systems des	sign with platio	rm FPGAS: Pr	incipies and
3.		nuals of Altera, Xi					
	8						
Refere	nce Books:						
1.			grammable Gate Arr				
2.			ner, Gregory L. Mos	ss, -Digital System	ms: Principles &	Applications,	10 <sup>m</sup> Edition,
3.	Pearson, 20		ogrammable Gate	Arrays John Wild	w & Sons New	work Reprint 20	008
			. Vransic, Field Pro				
			ture of FPGAs and				
Г	Cest of Compu	ters, Vol. 13, No.	2, pp. 42-57, 1996.		-		
6. S	Stephen Brown AcGraw Hill -		- Fundamentals of	Digital Logic wi	th VHDL design	,	

Program	: M.Tech (E&TC)-V	LSI and Embedded	Systems	S	emester : I	
Course				Code		T1601D
	Teaching Sche	me		Eval	uation Scheme	
Lect		Credit	IE1	IE2	ETE	Total
2		2	20		30	50
	owledge of and actuators					
	and actuators	AB				
essentia						
	es: To impart knowledge or	1				
	Electromechanical elements					
	Control system for robot au					
	Existing robots designed for	r various applications	8			
Outcome		1 111 11 .				
	ing the course the students 1. Understand kinematics		ic of robots			
	2. Apply concepts of indu			tion for selection	n of robots	
	<ol> <li>Select sensing and actu</li> </ol>					nts
	4. Integrate and design co					
Detailed	Syllabus:	No.		< H	120	
Unit	Description	2/31/			SI	Duration h
	Introduction to robotics:					
	parallel robots; Velocity an					
	control; Flexible manipulat					7
	Advanced concepts in ro industrial automation and					of
	Introduction to Internet of 7				Ó	8
	Sensing Elements for rol					
	Infrared Sensors, Ground-					
	lateration, Accelerometers,					
	tracking Sensors, safety and Motors, Controlling a DC N					7
	Motors, Controlling a DC M Control System of Robots					rol
	System Design, A Robot's					
	Performances, Space Contr				8	-
	Total					30
			James 108	8		
Text Boo			1.0		(1000)	
	John J C, Introduction to Re Appin Knowledge Solution		nd Control, A	Addison-Wesley	r (1989).	
	Ming Xie, Fundamentals of		Percention to	Action $(2003)$		
Referenc	0	Linking I		(2003)		
	Thomas Bräunl, Embedded	Robotics - Thomas H	Braunl (2006)	1		
	Bruno S and Sciavicco L, R		,		er (2009).	
12. l	Fu K S, Ralph G and Lee C					lcGraw-Hill
	(1987).		1.1		.1.4.	(1000)
	Mukhopadhyay S, Sen S an Rajkumar B and Dastjerdi A					
		A V INTERNET OF L MING				

Prograi		.Tech (E&TC)-VL		Systems	S	emester: 1	Ι
Course:		rone Programming	for Beginners		-	ode: I	MET2602A
Teachin	ig Scheme			Evaluation S	cheme		
Lect	ure	Hours	Credit	IE 1	IE 2	ETE	Total
2	2	2	2	20		30	50
		of Basic understand systems, Modelling					
2	. To unde . To creat	erstand the physics b te the mathematical ement model into Si	model of quadcopte			tics & Experimenta	ıl data
Outcom After lea 1. 2. 3.	Identify Establis	course, the students & select different as h the mathematical n Simulink model sim	ccessories of Drone model & the Physic	s behind Quadco	pter drone	ıe.	
Detailed	l Syllabus	:	inchi		100		
Unit	Descrip	tion	CT.		9	2	Duration H
1.	Drones	ction to drones: Uprogramming and D g a UAS, concerns s	evelopment Tools,	Current rules and	d regulations	governing owning	
2.	Forces y	accessories and App working on a Fligh systems, Control dro	t, Principal axes a	nd rotation of a	erial systems,		
3.	Drone of actuator	<b>control system dev</b> & propellers func ality block, Motor n	elopment in Simulationality block, Se	link: Control sy nsing & estimat	stem architect		
4.	control o software	ng, Simulation & design, 3D visualizate for data collection,	tion, testing & Tur	ning the model, I			8
	Total		Progress Co	withinty Con	inanse:	(F	30
2 3 4	. John Ba . Muham . Ryan G . K.S.Fu, <b>ce Books:</b> R.K.M	ichtal ,Building you mad Usman , Quadc ordon , Model based R.C.Gonzalez, C.G Mittal , I.J.Nagrath,R upert , Drones (The u	opter modelling an design of a quaded Lee , Robotics cor cobotics and control	d control with M opter ntrol, sensing, vis	atlab/Simulin	k implementation	

Course		umentation an	LSI and Embedd d Measurements	eu systems	Cod	ester: II e: MET2602	2R
Course		ching Scheme	u wieasui ements			on Scheme	2D
		Series Series					
Le	ecture	Hours	Credit	IE1	IE2	ETE	Total
	2	2	2	20		30	50
Prior 1		of Basics of s ssential	sensors and Actua	tors, Basic of	Electronics, Ai	halog and Digital	Systems I
Object							
To imp	art knowledge	e on the following	ng Topics -				
1.	Basic functi	onal elements o	f instrumentation				
2.			and electronic instr				
3.			is measurement tec	chniques			
4.		age and display					
5.	Various tran	sducers and the	data acquisition s	ystems			
Outcor							
			ts should be able to				
1.	Analyse diff	erent measuring	g parameters of any	y electronics/me	chatronics syste	em	
2.	Design and	evaluate charac	teristics of differen	t types of mech	atronics/ electri	cal/ electronic syste	em
3.	Understand	different types (	of wave/spectrum	a <mark>nalyz</mark> er.			
4.		• •	mponents and anal		g data acquisiti	on system.	
		1.0			00		
	d Syllabus:	151					
Unit	Descriptio	n / S				e.	Duratio h
1.	Errors and wheatstone ground Con meter, AC	their analysis, bridge, AC bric mection. Electro	Accuracy, Precisio Standards of me dges – Kelvin, Hay onic Instruments f ue- RMS respond	as <mark>ur</mark> ement. Brid 7, Maxwell, Sch or Measuring B	dge Measureme ering and Wien asic Parameter	ent: DC bridges- bridges, Wagner	7
2.	Probes and Techniques, Generators:	Vector Voltmete es: Cathode Ra I Transducers, Special Oscill Sine wave g		an Oscillosco e Oscilloscope, ncy – Synthes	pe. Oscillosco Sampling Osc ized Signal G	pe measurement illoscope. Signal enerator, Sweep	8
2.	Probes and Techniques, Generators: frequency C Signal Anal Frequency C	Vector Voltmete es: Cathode Ra I Transducers, Special Oscill Sine wave g Generator. Pulse ysis: Wave An Counter; Measu	er. y Tube, Vertical a Specification of loscopes – Storag generator, Frequer and square wave g alyzer, Spectrum A rement errors; exte	an Oscilloscope, e Oscilloscope, hcy – Synthes generators. Func Analyzer. Freque ending frequency	ppe. Oscillosco Sampling Osc ized Signal G ction Generators ency Counters:	pe measurement illoscope. Signal enerator, Sweep Simple	8
	Probes and Techniques, Generators: frequency C Signal Anal Frequency C Types, Strai Digital Dat Measuring	Vector Voltmete es: Cathode Ra I Transducers, Special Oscill Sine wave g Generator. Pulse ysis: Wave And Counter; Measu in Gages, Displa a Acquisition System. Instrum	er. y Tube, Vertical a Specification of loscopes – Storag generator, Frequent and square wave generator, Spectrum A rement errors; extent accement Transduce System: Interfact nentation Amplifie	an Oscilloscope, e Oscilloscope, ney – Synthes generators. Func Analyzer. Freque ending frequency ers ing transducers er, Isolation An	pe. Oscillosco Sampling Osc ized Signal G etion Generators ency Counters: y range of coun s to Electronic	pe measurement illoscope. Signal enerator, Sweep Simple ters Transducers: cs Control and	
3.	Probes and Techniques, Generators: frequency C Signal Anal Frequency C Types, Strai Digital Dat Measuring	Vector Voltmete es: Cathode Ra I Transducers, Special Oscill Sine wave g Generator. Pulse ysis: Wave And Counter; Measu in Gages, Displa a Acquisition System. Instrum	er. by Tube, Vertical a Specification of loscopes – Storag generator, Frequer and square wave g alyzer, Spectrum A rement errors; exter accement Transduce System: Interfac	an Oscilloscope, e Oscilloscope, ney – Synthes generators. Func Analyzer. Freque ending frequency ers ing transducers er, Isolation An	pe. Oscillosco Sampling Osc ized Signal G etion Generators ency Counters: y range of coun s to Electronic	pe measurement illoscope. Signal enerator, Sweep Simple ters Transducers: cs Control and	7

•		SI and Embedded	•			ester : 1	l
	ocontrollers cations	and Micro	processors	8	Code :	1	MET2602C
	<b>Teaching Scheme</b>				Evaluatio	on Schem	e
Lecture	Hours	Credit	IE1	I	E2	ЕТЕ	Total
2	2	2	20			30	50
Prior Knowledge o	ofDigital Electronic	es <b>is essential.</b>					
<ol> <li>To make stu</li> <li>To explore</li> </ol>	idents understand r interfacing of real	atures of typical Mineed of microcontro	llers in real l	ife applic		software	tools for develop
applications							
4. To explain t	he architecture and	l programmer's mod	lel of advance	ced proce	ssor and n	nicrocontr	oller
5. To acquaint	the learner with ap	plication instruction	n se <mark>t a</mark> nd log	ic to build	d assembl	y languag	e programs.
<ol> <li>To apply the</li> <li>Learn use of</li> <li>Develop intervence</li> </ol>	rtance of microcon	troller and micropro Ils to develop real-li tware tools.				application	n
<b>Detailed Syllabus:</b>	100					510	1
Unit Descripti	ion / S						Duration h
architecture		Microcontrollers: nguage programmin					7
2. Microconti System De	rollers and system evelopment Envir	n design: Assembler onment: assembler Simulation, system of	, compiler	and int			
Pentium; In	troduction to RISC	esign; Advanced processors; ARM troller design for co	microcontro	llers; Em	bedded sy		
		ors Applications: 1 s. Case Study on rea				es, Senso	rs, <b>8</b>
Total							30
Text Books:							L
1. Barry B Bre Delhi, 2003	ISBN-013802745			•		-	
Pearson edu		nice Gillispie Maszi N- 9788131710265,		1 Microco	ontroller a	nd Embed	ded Systems
Reference Books:	****			TT "	1		
ISBN-10: 0	078812429, 13: 97		-				
ISBN: 0137	877307, 97801378					-	
ISBN: -10:0	966498011, 13:97	Microprocessors: T 8:0966498011. vanced Microproces	-				
	1-25-900613-5	aneed wheroproces		ipiiciais,			aon, rintu Eultit

		Tech(VLSI & Emb				Semester: II	
Course		tronics Implement	tation Platfo	rm		Code: MET2602D	
	Tea	ching Scheme	•		E	Evaluation Scheme	
Le	ecture	Hours	Credit	IE1	IE2	ETE	Total
	2	2	2	20		30	50
	-	f C language, Pythe	on, electronic	circuits <b>Is Es</b>	ssential		
Objecti		1 . 1 . 1 .			11 .1		
	-	n about the Arduino				•	
		1				in science and technology.	
			-	-	-	ation of the platform,	
	4. Descrit	be how to recognize	e functions, o	perations and	syntax of Py	thon, C and C++	
Outcon							
After le		urse, the students s				1	
		logical thinking and	-	-	-		
		e knowledge about				lications	
	3. Unders	tand Digital Signal	processing in	nplantati <mark>on</mark> b	asics Com		
	4. Unders	tanding rapid proto	typing using	PLDs.			
Detaile	d Syllabus:	1.	0			00	
Unit	Descriptio	m s	1.2%			S	Duration h
1.	Arduino: A and Debugg	-	ware, Workin	g, Interf <mark>acing</mark>	, Coding basi	ics and small applications	7
2.	Raspberry j	oi : Working, Interf	acing, Codin	g basics and s	mall applicat	ions and Debugging.	8
3.		ssor for Real time V pplications and Del		ge Processing	.: Working, 1	Interfacing, Coding basics	7
4.	Programma and Debugg		FPGA: Work	ting, Interfaci	ng, Coding ba	asics and small applications	8
	Total						30
2. De 3. Av 4. Ro	van Turner, An ep by Step, 2 erek Molloy H vtarSingh, D MS320C54XX oger Woods, J	019 Exploring Raspberr igital Signal Proces X),2003	y Pi: Interfact	ing to the Rea entations : Usi	l World with ing DSP Micr	iate Guide to Learn Arduino E Embedded Linux 1st Editior roprocessors (with examples mplementation of Signal Proc	1,2006 from
2	nce Books:	,					
1.		aldsARDUINO - Al	RDUINO PR	OGRAMMIN	IG - ARDUI	NO FOR BEGINNERS,Seco	nd Edition
	June 7, 201						
			<b>O 11 41 D</b>	1 0010			
2.	Eben Uptor	Raspberry Pi User					
2. 3.	Eben Uptor	,Real-Time Digita			ementations,	Application and Experiment	s with the

Program:	M. Tech. Mechanical (	Heat Power Engineeri	ng)	Semes	ter: I	
Course:	Electronic Cooling			Code:	MMH1601A	
	Teaching Schen	ne		Evaluation Sch	eme	
Lecture	Hours	Credit	IE 1	IE 2	ETE	Tot al
2	2	2	20		30	50
Prior Knov	vledge of Thermodynami	cs, Fluid Mechanics, He	eat Transfer <b>Is Esser</b>	ntial		
2. To 3. To 4. To	establish fundamental und select a suitable cooling p increase the capabilities i analysis the thermal failu	process for electronic co n design and analysis of	mponents and syste f cooling of electron	ms. ic packages.		
2. An 3. As	After learning the course, derstand Heat transfer pro- alyze thermal failure for e sign the best cooling meth- sign cooling system for ar	ocesses involved in elect electronic components a nod for each individual a	tronics cooling. nd define the solution application.		ıy design.	
Unit		Desc	ription			Durat on h
<b>1.</b>	Introduction to Electron Introduction, Packaging T Heat Transfer, Multi-Dime Electronic Devices, Force spreading resistances.	rends and Thermal Man ensional Conduction, Tr	ransient Conduction	, Natural Convection	on in	07
2.	Electronics Cooling Meth Thermal interface and pha Sinks, Heat Pipes in Elect (Single and Two-phase), C	se change materials, parronics Cooling, Thermo	electric Cooling, Li	iquid Immersion C		08
3.	Packaging of Electronic Components of Electronic Chassis and Circuit Board	Systems, Packaging of			oling for	07
4.	<b>Control Parameters Mea</b> Temperature & humidity r thermography etc			mperature evaluati	on,	08
	Total					30
<ol> <li>F. P. I</li> <li>S. J. K</li> <li>F. P. I</li> <li>Reference</li> <li>J. L. S</li> <li>C.Bela Septer</li> <li>C.Bib Person</li> </ol>	Steinberg," Cooling Techr ncropera, "Introduction to Kim and Sang Woo Lee, "A ncropera, "Liquid Cooling	Heat Transfer ", Fourth Air cooling Technology g of Electronic Devices ing of Electronic Equip Sink Performance for Fo g, Wakefield, Massachuber 1997.	h Edition, John Wile for Electronic Equi by Single-Phase Co ment", Van Nostrar orced Convection, F usetts, "Characteriz	ey, 2002. pment", CRC press nvection", John Wi ad Reinhold Compa Electronics Cooling ation of the Perfor	s, London, 199 iley& sons, inc my, 1985. ", Vol. 3, No. mance of Hea	6. , 1999. 3, t Sinks,"

Program:		M. Tech. Mecha		wer Engineerin	<b>g</b> )	Semester			
Course:		Green Buildings			1	Code:		MH160	)1 <b>B</b>
		Teaching Sche	me	I		Evaluatio	n Schem	e	·
Lectur	·e	Practical	Tutorial	Credit	IE 1	IE 2	ET		Tot al
2		-	-	2	20	-	30	)	50
Prior Kn	owledge of	f Basics of air con	nditioning and I	Basics of buildin	ng construction	on Is Essent	ial		
2. To d build 3. To cr Outcomes: After learning 1. Den buil 2. Rec 3. Be a	the course, nonstrate u dings ognize impuble to sele	ultidisciplinary ap owledge and und environmentally a ness of different b , the students show nderstanding of in portance of energy ct appropriate site	erstanding of s nd cost-effectiv puilding rating t uld : ntegrated building and water efficient	system solutions re way ools ng design proces siency as well as	s that provid ss and rating s waste mana	le optimal i systems for gement strat	ndoor en energy ef egies	fficient	ent ii
	reciate the	role of material s hemes and byelay			dings and de	monstrate ki	nowledge	of	
Detailed Sylla		include and byend	Tor green but	Bo	1	1			
Unit	Descrip	otion	/		1.0	3		Durat	ion,
1	What is comparis systems, Conduct	w and compariso green building, co son of USGBC L ing feasibility stu credit categories,	onventional bui LEED, IGBC, C udies, reference	lding practices v GRIHA, EDGE standards, key	versus integration and other gradient definitions,	reen building synergies b	g rating between	0	7
2.	Resource Energy e Water ef wastewa Waste m	e Efficiency efficiency in build ficiency – indoor ter systems, strate anagement – sour nent, constructior	water use, rainvegies for reducin	ng water consun educe – recycle -	nption		ste	0	8
3	Health, Introduc rate proc plan Daylight Overview human h Erosion microcli	Wellness and Sit tion to indoor air redure method, ke and views, strate w of WELL stand	e features quality, ASHRA y parameters af gies to enhance ard for building n control, wate effect, exterior	AE 62.1 overvie fecting indoor e daylight availat gs, impact of VC or efficient lands lighting polluti	environment, pility, DCs and haza scaping and	IAQ manag rdous chemi irrigation pr	ement cals on ractices,	0	7
4	Materia Low-em of mater overview Funding	<b>Is, resources and</b> bodied energy ma ial categories of I v of software tool and Incentives for o sustainability, lo	I Government s aterials, environ GBC, LEED & s for LCA or green building	schemes and in imental product GRIHA, life cy g rating program	declarations cle analysis ns, requireme	(EPDs), ove and its applie	cation,	0	8
	Total							3	0

### **Text Books:**

- 1. Shahane, V. S, -Planning and Designing Building<sup>||</sup>, Poona, Allies Book Stall, 2004.
- 2. Michael Bauer, Peter Mösle and Michael Schwarz –Green Building Guidebook for Sustainable Architecture Springer, 2010.
- 3. Tom Woolley, Sam Kimmins, Paul Harrison and Rob Harrison –Green Building Handbook∥ Volume I, Spon Press, 2001.

## **Reference Books:**

- 1. MiliMajumdar, -Energy-efficient buildings in Indial Tata Energy Research Institute, 2002.
- 2. TERI -Sustainable Building Design Manual- Volume I & III Tata Energy Research Institute, 2009
- 3. Reference manuals of green building rating programs (LEED, WELL, IGBC, GRIHA)
- 4. ASHRAE Standard 62.1, Standard 55, Standard 90.1, and other standards referred by green building programs
- 5. EDGE App user manual
- 6. National Building Code of India 2016
- 7. ECBC 2017



Progra m:	M. Tech. Mechani	ical (Heat Power H	Engineering)	Semester :	Ι	
Course :	System Modelling	and Simulation		Code :MMH16	01C	
	Teaching Scher	ne		Evalı	uation Scheme	
Lecture	Hours	Credit	IE 1	IE 2	ETE	Total
2	2	2	20	-	30	50
Objective	s:					
	tudents able to model					
2. S	tudents able to simula	ate any physical sy	stem for realtime	e applications		
Outcomes	-					
	ing the course, the st					
	evelop mathematical		l problem			
	evelop Bond Graph		INNOQ			
	pply transfer function					
	imulate the system us	sing suitable softwa	are and Estimate	parameters by op	timization	
Detailed S	<i>v</i>	12			200	Duration
Unit	Description	1.11: 1.0:	1.(: D.)		1	Duration
1.	Introduction to Me Mathematical mode					7
2.	Bond Graph Mode multiports Causalit system					8
3.	Dynamic Response	and System Trans	fer Function: Po	oles, Stability		
	Block diagram/Sig				ency response	7
4.	Simulation and Sin	nulation application	1			
	Parameter Estimati			mization		8
		"Knou	Nodao Br	ings Freed	om"	
	Total	R()O)	neuge bi	ings Heeu	Ony	30
-	Books:					

-	: M. Tech. (Heat Power Eng			Semester: II			
Course:	Waste Management for Sm			Code: MMH2602	4		
	Teaching Scheme			Evaluati	on Scheme		
Lecture	Hours	Credits	IE 1	IE 2	ЕТЕ		Tota
2	2	2	20	-	30		50
Course Ol	ojective:						
1	. To provides an in-dep	pth understanding of I	Municipal was	te characteristics and	l management.		
2	. To make aware about	t regulations in the are	ea municipal v	vaste management.			
3	To equip with the me	thods of environment	t risk assessme	ent of waste.			
4	. To provide an in-dep	th understanding of P	hysiochemical	and biological treat	ment of Munic	ipal waste.	
5	To be able to design	the land-fields for the	smart cities				
	atcomes: The learners will be						
1. I	dentify and evaluate the source	ces; composition; gen	eration rates,	methods of separatio	n and collectio	n methods of	f
muni	cipal waste treatment.						
	Evaluate and analysis the risk		-		waste based or	n health effec	ts.
	Evaluate the Physiochemical a	U		-			
	Design the land field for solid	and hazardous wastes	s collection an	d removal			
Detailed S	Syllabus						
Unit		Descrip	tion			Duration	۱,
1	Maria and Cali 1 Measure M	_					
1.	Municipal Solid Waste M Fundamentals Sources; co		n rates collect	ion of waste senarat	tion	7	
	transfer and transport of v				lion,		
	management and handling				te, fly		
	ash, recycled plastics usag		-				
2.	Hazardous and Radioactiv		8				
	Fundamentals Characteriz						
	Fundamentals sources, me						
	production; waste generat	non nom nuclear pow	er plants, disp	osai options			
3.	Physiochemical Treatmen					7	
	Physicochemical Treatme				ocesses		
	for MSW (combustion, st physicochemical processe				vina		
	chemical oxidation); grou				Jing,		
	enemieur onidución), grou		on and remea				
4.	Biological Treatment of S	Solid waste and landfil	ll design			8	
	Biological Treatment of S						
	decomposition of solid wa				ion; co-		
	metabolism; oxidative and				d		
	Landfill design Landfill d removal; landfill covers; i		izardous waste	es; leachate collection	n and		
Тс	tal	memeration				30	
	ext Books / References:		_		_		
	ohn Pichtel Waste Managem		-	-			
	LaGrega, M.D.Buckingham,P	L. and Evans, J.C. H	azardous Wasi	te Management, McC	Fraw Hill Inter	national Edit	ions,
	York, 1994.		~	¥ 1 ¥¥***		1 1007	
			•	•		k, 1997.	
		-	-				
4. I	Richard J. Watts, Hazardous V Basics of Solid and Hazardous Solid And Hazardous Waste N	s Waste Mgmt. Tech.	by KantiL.Sha	ah 1999, Prentice Ha	11.	k, 1997.	

Program:	M. Tech. Mechanical (	Heat Power Enginee	ering)	Semester:I	[	
Course :	Battery management f	or Electric Vehicles		Code: M	MH2602B	
	Teaching Scheme			Evaluation S	cheme	
Lecture	Hours	Credit	IE 1	IE 2	ЕТЕ	Tota
2	2	2	20		30	50
Prior Knowle	dge of Basics of Electrical E	Engineering Is Essentia	al			
<ol> <li>To un</li> <li>To ma</li> </ol>	derstand the various battery derstand the requirements of ake the learners conversant w ake the learners conversant w ake the learners conversant w ake the learners aware of the the course, the learners will l onstrate understanding of batt nulate charge discharge char timate SOC and SOH of batt timate heat generation inside	battery management vith Equivalent Circui vith SOC estimation vith Battery Pack Bala rmal issues of Lithium be able tery operation parame acteristics of a battery ery and demonstrate u	system t Cell Modeling of B ncing and Power Est i Ion battery and then ters and design requi using equivalent cir understanding of vari	attery timation mal management rements of battery cuit model ous methods of ba	system management sys	
Detailed Sylla		battery and propose e	ooning strategy for th	ne battery pack.		
Unit	escription	\$1.7		S B		Duration, h
Bat con <b>BM</b> Prin	roduction to battery-managetery terminology and performponents, primary functions and the second sec	rmance parameters, and components of Bl ing voltage, current and	MS	ll and battery pack	, estimation	7
2. Eq.	uivalent Circuit Cell Model	(ECM)				
para	deling OCV and SOC, Mode ameter values: OCV, Columi teresis, using the ECM to sir	oic Efficiency, total ca	pacity, temperature	dependence of OC	V, modeling	8
Dif Kal Rea batt <u>c</u> ap	te-of-Charge (SOC) Estima ferent approaches to estima manfilter, extended Kalman asons of battery pack unbalan tery pack, Passive balancing acitor-based circuits, transfo plified cell model	ting battery cell SOC filter icing, criteria for spec methods for battery pa	, Kalman-filter met ifying a balancing se acks, Active balancin	t point and when t ng methods for ba	o balance a ttery packs:	7
Hea Ene	tery Thermal Management at Generation inside battery, ergy analysis and Thermal me id cooling, PCM based cool	Thermal issues of Lith odeling of LIB, Coolin	ng strategies in thern	nal management :	Air cooling,	8
То	otal					30
Reference Bo	nks				I	
<ol> <li>Grego</li> <li>Grego</li> <li>Gianf</li> </ol>	ory L. Plett, Battery Manager ory L. Plett, Battery Manage ranco Pistoia, BoryannLiaw rmance. Safety, and Cost. Sp	ment Systems Volume (eds.), Behaviour of L	e II, Equivalent-Circ ithium-Ion Batteries	uit Methods, Artec	ch House, Londor	

Performance, Safety, and Cost, Springer International Publication

4. Reiner\_Korthauer, Li-I Batteries Basics and Applications, Springer International Publication

Program:		M. Tech. Mechanica	l (Heat Power Engineeri	ing)	Semester: II		
Course:		Renewable Energy S	lources		Code: MN	1H26020	С
		Teaching Scheme			Evaluation Scheme		
Lectu	re	Hours	Credit	IE 1	16.2	ET E	Fotal
2		2	2	20		30	50
Prior Know	ledge of T	hermodynamics; Fluid M	Iechanics; Heat Transfer;		rical Engineering Is Essent		
<b>Objectives:</b>		•					
Following co	oncepts to b	e taught to the students,					
			olar and Wind Resources S	Sources and design	n technologies of their utiliz	zation	
			gn renewable energy appl		nent		
			implement and asses the i				
4. Dev	velop a rese	arch insight about renew	able technologies so as to	motivate all conc	erned for their enhanced de	ploymer	nt
Course Out							
		e, the learners will be ab	le to				
				hermal photovolt	aic and wind energy system	ns	
		otential of solar and wind		inerniai, prioto (or	are and while energy system	10	
				ersion from bioma	ss, geothermal, tidal orwav	e energy	/
	version sys					0,	
		economic feasibility of r	enewable energy technolo	ogies			
Detailed Syl	llabus:						
Unit	Descripti	ion				Du	ratio
	-						h
	Solar ener		uraas Currant saanaria	f worldwide inst	alled capacity, Estimation	of	
	solar radia		surces, Current scenario (	of worldwide list	aneu capacity, Estimation	01	
1.			ral description and chara	cteristics of flat r	plate and concentrating sol	ar	7
			for performance evaluation		flate and concentrating sol	a	/
			orking, Constructional det		e assessment. Effect of		
		rameters on output of so	-	1	· · · · · · · · · · · · · · · · · · ·		
	Wind ene						
2.					ics and performance, Site		8
			ource / energy potential n	neasurement, wind	l electric generator		o
		ts, Operation, maintenar	nce and economics				
	0.	om biomass -					
3.		· · · · · · · · · · · · · · · · · · ·	biomass, Conversion of b				7
			ion and combustion – Aer				
		nal, Tidal or Wave Ener	n in dual fuel mode- Prop	erties and Econom	lics		
			d steam ejection site selection	ction nower plant	and economics		
4			and social considerations				8
7	limitations	-	and social consideration.	, <b>11 vana</b> onity, 535	tem de veropment und		0
			economics, Introduction	to integrated ener	gy systems.		
	Total						30
		lta.					
	Text Boo		- Principles of thermal co	llection and stora	ge, II edition, Tata McGrav	v Hill N	ew
		i, 1996.	T fine pies of the final ec	incetion and stora		v 11111, 1 v	
		· · · · · · · · · · · · · · · · · · ·	energy Fundamentals and	Applications, Tata	Mc Graw Hill Publishing	Compan	IV.
		Delhi, Latest Edition	8,			<b>r</b>	- , ,
			ewable Energy Engineerii	ng and Technology	y, A knowledge Compendi	um, The	
		gy and Resources Institut	•••••			-	
	Reference						
	1. J.A.I	Duffie and W.A.Beckma	n, Solar engineering of T	hermal processes,	II edition,		
	1. J.A.I 2. John	Duffie and W.A.Beckma Wiley, New York, 1991		-			


	4.	Francis, Philadelphia, 2000.
	5.	D.D.Hall and R.P.Grover, Biomass Regenerable Energy, John Wiley, New York, 1987.
	6.	Mukund R Patel, Wind and Solar Power Systems, CRC Press, 1999.
	7.	J F Manwell, J.G.McGowan, A.L.Rogers, Wind Energy Explained: Theory, Design and Application, John Wiley
		and Sons, May 2002.
	8.	R D Begamudre, Energy Conversion Systems, New Age International (P) Ltd., Publishers, New Delhi ,2000.
	9.	Bureau of Energy Efficiency – Volume 1



Program:	M. Tech. Mech	anical (Design Eng	gineering)	5	Semester : I	
Course :	Advanced Mat	erials			Code: MMD	1601A
	Teaching Schem	e		Evaluat	ion Scheme	
Lecture	Hours	Credit	IE 1	IE 2	ЕТЕ	Total
2	2	2	20		30	50
rior Knowle	dge of Chemistry, P	hysics, Material Scie	ence, Metallurgy	Is Essential.		
Objectives:	. 1 1 1	1 1				
	ntroduce advanced an		mantics of motor	: a1 a		
	amiliarize students w stablish significance	-	-			
	explore new design of		in mengmeering	design.		
Outcomes:	xplote new design of	pportunities.				
	g the course, the stud	ents should be able :	to:			
	ident will be able to a			nced engineering	application	
				COL		
	ident will be able to 1			197		ns
3. Stu	ident will be able to e	evaluate and select n	naterials f <mark>or adva</mark>	nced engineering	gapplications.	
Detailed Syll	abus:	15			13	
	escription	1263/			2	Duration, h
1	vanced and exotic ma		nd Plastics, <mark>Bio</mark> n	naterials, Aeroge	ls,	7
I Sup	perconductors, Carbo	on nano tubes			12101	1
2 Me	chanical, electrical, o	optical and magnetic	properties of ma	aterials.	- Chin	8
3 Sm	art materials, Piezoe	lectricity, Magnetos	triction, smart po	lymers, Shape m	emory alloys	7
	oduction to nano, Na					
che	mical methods, Synt	hesis of nano materi	ials by biological	methods, Charac	cterizations of	8
nan	o materials.	"Knowl	edge Brin	gs Freedo	m"	
	otal			5		30
<b>Fext Books:</b>						
	allister Material Scien	nce and Engineering	: An Introduction	n, Wileypublicati	on.	
Reference B						
	Malsch, N.H., -Bion					
	L.F. Pease, R.M. Ro	se and J. Wulff, Elec	ctronic Properties	s (Volume IV: St	ructure and Prope	rtiesof
	Materials)					

Program		anical (Design Eng	gineering)		Semester : I		
Course :	-		Code: MMD1601B				
	Teaching Schem	e		Evalua	tion Scheme	-	
Lectu	re Hours	Credit	IE 1	IE 2	ETE	Total	
2							
Prior Kn	owledge of Engineering	Mathematics Is Es	sential.				
Objectiv	es:						
	1. To introduce student	s to the modeling of	f constrained dec	ision-making pr	oblems and optim	ization.	
	2. Provide students with						
	3. Provide students with						
	4. Provide students with	h the skills necessar	ry to solve and in	terpret optimiza	tion problems in e	ngineering.	
Outcome							
	rning the course, the stud						
	1. Formulate mathemat			vstems			
	2. Understand basic opt						
	3. interpret the results of			sensitivity, duali	ty)		
	<ol> <li>Know the limitations</li> <li>Use software to solve</li> </ol>		on methodology				
	Syllabus:	e problems		00			
Unit	Synabus:	100 m				Duration	
Umt	Description					Duration,	
	Classical Optimization	on Techniques	1		C.		
1.	Introduction to Mather		Single <mark>var</mark> iable o <sub>l</sub>	otimization and	multi variable	7	
	optimization, with con						
2.	Linear and non-Line	ar Programming			3	0	
	Simplex Methods, Elin	mination and iterati	ve methods for o	ne-dimensional	minimization.	8	
	Simulation Modeling				Q		
3.	Introduction, definition	n and types, limitati	ions, various pha	ses of modeling.	, Monte Carlo	7	
	method, applications,	advantages and lim	itations of simula	ation			
	Modern Methods of				1 1		
4.	Genetic algorithms, Si	mulated Annealing	, Particle Swarm	Optimization, A	Ant Colony	8	
	Optimization, etc.	Ritometry	ie brings i	rection	and the second		
	Total	Domesone	the Internet (C.	antifance:		30	
Text Boo							
	Engineering Optimization	•	0		~		
	Practical Optimization M			ons, M. Asghar	Bhatti,Springer		
	Optimization for enginee	ring design, K. Deb	,PHI				
Reference			ande les				
	Topology Optimization –						
	Evolutionary Topology C	ptimization of Con	tinuum Structure	es, Methods and	Applications, X.H	uang,	
	Y.M. Xie, Wiley			771 4 1			
	Structural Optimization,				emic Publishers		
1	Mathematical Modelling,	, J N Kapur, New ag	ge international p	oublication			
	Optimization concepts an	1 1	· · · · · · ·	1 (1 1			

Program:	M. Tech. Mechan	ical (Design Engi	neering)		Semester : I	
Course :	Modeling and Sin		nic systems		Code: MMD1	501C
	Teaching Scheme			Evalua	tion Scheme	
Lecture	tecture Hours Credit IE 1 IE 2 ETE					
2 2 2 20					30	50
Prior Kno <sup>v</sup>	vledge of Engineering	Mathematics Is Es	sential.		· ·	
Objectives						
1. St	idents able to model an	y physical system t	for real time app	ications		
2. St	idents able to simulate	any physical syster	n for real time ap	plications		
<b>Outcomes</b> :						
	ng the course, the stude					
	velop mathematical mo	1 I	roblem			
	velop Bond Graph mod					
	ply transfer function ar	-	-			
	nulate the system using	suitable software	and Estimate par	ameters by opt	imization	
Detailed S	llabus:		-			
Unit	Description	1	wad	Colle		Duration h
Ν	troduction to Modellin Iathematical modelling. /stems.				• 1	7
2. E a	lathematical modelling	Basic building blo f Dynamic System lity, Applicatior	ocks Mechanical	Electrical, The	ingle, Two	7
2. E a 3. D	lathematical modelling. /stems. ond Graph Modelling c nd multiports Causa	Basic building blo f Dynamic System lity, Applicatior m System Transfer Fu	ocks Mechanical s: Representation to basic M inction: Poles, St	Electrical, The h, Elements, S Iechanical, Ele ability	ingle, Two ectrical and	
2. E a E 3. E 4. S	lathematical modelling, /stems. ond Graph Modelling on nd multiports Causa lectro mechanical syste ynamic Response and S	Basic building blo f Dynamic System llity, Applicatior m System Transfer Fu w diagram/State S	ocks Mechanical, s: Representation to basic M unction: Poles, St pace formulation	Electrical, The n, Elements, S Aechanical, Ele ability and Frequency	ingle, Two ectrical and	8



Objectives: The course inc measurement t Outcomes: After learning	Room Acoustics         Teaching Scheme         Hours         2         edge of Engineering         cludes sound fields in techniques, sound abs	Credit 2	IE 1 20	Evaluati IE 2	Code: MMD26 ion Scheme ETE	02A Total				
2 Prior Knowle Objectives: The course inconeasurement to Outcomes: After learning	Hours 2 edge of Engineering 1 cludes sound fields in	Credit 2	20	IE 2		Total				
2 Prior Knowle Dbjectives: The course inconeasurement to Dutcomes: After learning	2 edge of Engineering 1 cludes sound fields in	2	20		ETE	Total				
Prior Knowle Dbjectives: The course inc neasurement to Dutcomes: After learning	edge of Engineering									
<b>Objectives:</b> The course incontended of the course incontended of the course of the co	cludes sound fields in	Mathematics, Phys	tion In Econtial	2     2     20      30       Knowledge of Engineering Mathematics, Physics Is Essential.						
The course inc neasurement t <b>Dutcomes:</b> After learning			sics is Essential.							
	the course, the stude and Basic principals in the to noise regulation	sorption for evalua nts should be able 1 acoustics, measu	ntion of room acou	stic quality						
Detailed Sylla			201							
Unit	Description		alin			Duration h				
1. nu Di	asics of acoustics – T imber, acoustic pressu coustic measuremen irectivity factor and d tave bands, weighted	re, acoustic intens t irectivity index, le	sity <mark>and aco</mark> ustic e vels and the decib	nergy density, sp el, combination	oherical wave,	7				
2. ob	ransmission of Soun blique incidence, soun ontrolled region- mass	d transmission thre	ough <mark>a w</mark> all, trans	mission loss for		8				
3. So res	<b>bund Absorption:</b> Ge sonator absorption un aterials, etc. Their use	eneral description of it absorber, carpet	of acoustical mate s, acoustical plaste	rials - acoustical er, resilient pack		7				
4. Be eff	oom acoustics - surfa ehaviour of sound in a fect of energy absorpt oustic barriers.	in enclosed space. ion in the air, nois	Concept of revert	peration and reve t room, acoustic	erberation time	8				
Т	Cotal	"Knowledg	e Brings F	reedom"		30				
Fext Books: Indu	strial Noise Control,	Randell Barron, N	Iarcel Dekker, Inc							

Program:	rogram: M. Tech. Mechanical (Design Engineering) Semester					
Course :	Design Thinkin					MD2602B
	Teaching Scheme	9		Evalua	tion Scheme	
Lecture	Hours	Credit	IE 1	IE 2	ETE	Total
2	2	2	20		30	50
Prior Knowle	edge of Any Enginee	ring Graduate Is Es	ssential			
2. To ap Outcomes: After learning	equaint with concepts pply design thinking the course, the stude	tools in every field ents should be able	of Engineering.			
	Design Thinking tool					
	te simple Products us	sing design thinking	g tools			
Detailed Sylla	abus:					
Unit			4			Dungtion
Unit E	Description					Duration h
	Description troduction to Design	thinking and its in	nportance. Steps i	n Design Think	ing	
1. In	-	thinking and its in	nportance. Steps i	n Design Think	ing	h
1. In 2. E1	troduction to Design	thinking and its im	nportance. Steps i	n Design Think	ing	05
1.     In       2.     En       3.     Do	troduction to Design	thinking and its im	nportance. Steps i	n Design Think	ing	h 05 05
1.     In       2.     E1       3.     D0       4.     Id	troduction to Design mpathize Phase efine Phase	thinking and its im	nportance. Steps i	n Design Think	ing	h 05 05 05
1.     In       2.     En       3.     Do       4.     Id       5.     Pr	troduction to Design mpathize Phase efine Phase eate Phase				ing	h 05 05 05 05

Design Thinking methodology book by EmrahYayici, Publisher EmrahYayici,2016
 Designing for Growth: A design thinking toolkit for managers, Tim Ogilvie ,Columbia Business SchoolPublishing

Optimism Excellence

Program:	M. Tech. Mech	anical (Design Eng	gineering)		Semester : II	
Course :	Reliability Eng				Code: MN	MD2602C
	Teaching Schem	e		Evaluat	tion Scheme	
Lectur	re Hours	Credit	IE1	IE2	ETE	Total
2	2	2	20		30	50
Prior Kno	owledge of Engineering	Mathematics Is Es	sential.			
<b>Objective</b> 1 2	. To perform reliabilit	ty engineering para		ates for applicat	ions in mechanic	cal devices and
1. Io 2. E	ning the course, the stud dentify the possible faul Develop fault trees for a Evaluate maintenance sc	ts in systems and th sub-system and app	eir impacts to the	ility models on f	fault analysis.	es and tools.
Unit	Description	hinchwo		ollego		Duration h
1.	<b>Fundamental concep</b> Failure density, failure Areas of reliability, Q distributions binomial	e rate, hazard rate, M ality and reliability				7
2.	System reliability Series, parallel, mixed enumeration method,	configuration, k- o				8
3.	<b>Redundancy</b> Element redundancy, redundancy, parallel c analysis.	unit redundancy, sta	andby redundanc	y- types of stand	i by	7
4.	System reliability An Reliability apportionn AGREE, ARINC, feas	ent, Reliability app		niques – equal aj	pportionment,	8
	Total	9 annored		anti-		30
2 3 4 5	e <b>Books:</b> . A.K. Govil, Reliability . B.S. Dhillion, C. Singl . M.L. Shooman, Proba . P.D.T. Conor, Practica . K.C. Kapur, L.R. Lam . A. Birolini , Reliability	n, Engineering Relia pilistic, Reliability, l Reliability Engg., berson, Reliability	ability, John Wild McGraw-Hill Bo John Wiley & S in Engineering D	ey & Sons, 1980 ook Co., 1968. ons, 1985. vesign, John Wil	). ey & Sons, 1977	7.

<b>Program:</b>	M.Tech (Comp	uter Engineering)			Semester:	Ι
Course :	Programming	with Python			Code MCE1601A	
	Teaching Schen	ne		Evaluation	n Scheme	
Lecture	Hours	Credit	IE 1	IE 2	ЕТЕ	Total
2	2	2	20		30	50
Prior Kno	owledge of Basics of	Programming Is Es	sential.			
2. To c 3.Acq Outcomes After learn 1.Describ 2.Interpro	acquire knowledge in levelop Python progra uire skills to apply da	ams with conditiona ta analysis methods dents should be able functions, Strings, gramming in Pythor	ls and loops and to aproblem e to: List, Tuples and	Dictionaries in	Python	
Detailed S	•	accuracity in a prog			10	
Unit	Description	150			Sel.	Duration h
P p ii	ntroduction to Pyth Python environment in ython program, Edito f else, for, while, perations, StringMeth	Windows and Linu or for Python code, range() function,	ix, basics o <mark>f Py</mark> t syntax, var <mark>iab</mark> le	hon interpreter, , Data types. F	Execution of low control if	7
a	<b>Lists:</b> Basic Operation nd dictionaries, dictio Functions: Definition,	naries & lists. Tupl	es and Files :re	ading and writi		8
3. C		<b>Programming</b> for Exceptions: try, ex	eatures in P	ython: Class tements, Excep	tion Objects,	7
4. N F F	Numpy and Matplot Numpy Basic Statistics Pigures, Subplots. Pandas: Look Ups, Subplots	s. Matplotlib: Introd	luction, Simple p ing, Filling Met	plots, Line API, hods, Series op	, Legend API,	8
	Handling NaN values, Correlation, Histogram			les, Plotting, Jo	ins,	
1	Total					30
2. Peng, R Data. Skyl	Downey,—ThinkPYT loger D and Elizabeth brude Consulting 200	Matsui, —The Art (2015):162				

Course		uter Engineering)				I
course	: Software Engin	eering Basics			Code MCE1601B	
	Teaching Schem	e		Evaluation		
Lectu		Credit	IE 1	IE 2	ETE	Total
2	2	2	20		30	50
Objecti						
1.	To learn and understand		-	-	1	
2.	To be acquainted with r	nethods of capturi	ng, specifying, vis	sualizing and a	nalyzing softwa	ire
2	requirements.		0.000	1		
3.	To apply Design and Te			-		
4. 5.	To understand project n To understand software		gn me cycle of the	project.		
Outcon		quality attributes.				
	arning the course the stud	lents should be ab	le to:			
1.	Decide on a process mo			ect		
2.	Classify software applic		y unique features	of various dom	ains	
3. 4	Design test cases of a so		ont			
4. 5.	Understand basics of IT Plan, schedule and exec			inagement		
<i>6</i> .	Apply quality attributes	1 5	0	inagement.		
Detaile	d Syllabus:		(h)	law? /	Colla	
Unit	Description					Duration h
			ftware, Software l	-	-	
	Software Process, Sof Prescriptive Process Me Process, Unified Process software development:	tware Myths. Pr odels: The Waterf ss, Concurrent. Ad Agile methods, Pl	ocess Models : A all, Incremental P vanced Process M an-driven and agil	A Generic Pro rocess(RAD), lodels & Tools e development	inciples, The ocess Model, Evolutionary : Agile	7
2.	Software Process, Soft Prescriptive Process Me Process, Unified Process software development: Software Requirement User and system requin Metrics, A spiral vi Requirements Specifi document, Thestructure	itware Myths. Pr odels: The Waterf ss, Concurrent. Ad Agile methods, Pl <b>nts Engineering</b> rements, Functiona iew of the req cation (SRS): " ofSRS, Waysofwrin	occess Models : A all, Incremental P vanced Process M an-driven and agil <b>and Analysis:</b> F al and non-function uirements engine The software r tingaSRS,Require	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces equirements mentselicitatio	inciples, The bcess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification	7
	Software Process, Soft Prescriptive Process Me Process, Unified Process software development: Software Requirement User and system requin Metrics, A spiral vi Requirements Specifi	tware Myths. Pr odels: The Waterf ss, Concurrent. Ad Agile methods, Pl <b>nts Engineering</b> rements, Functiona iew of the req cation (SRS): of SRS, Waysofwrit irements validation	occess Models : A all, Incremental P vanced Process M an-driven and agil and Analysis: F al and non-function uirements engine The software r tingaSRS,Require on, Requirements	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering process requirements mentselicitatio management.	inciples, The bcess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n&	
	Software Process, Soft Prescriptive Process Me Process, Unified Process software development: Software Requirement User and system require Metrics, A spiral via Requirements Specifi document, Thestructure Analysis: Process, Require	tware Myths. Pr odels: The Waterf as, Concurrent. Ad Agile methods, Pl <b>its Engineering</b> rements, Functiona iew of the req cation (SRS): of SRS, Waysofwrin irements validation Design Process & e Design. Archit rchitectures, Mode components, condu	occess Models : A all, Incremental P vanced Process M an-driven and agil <b>and Analysis:</b> F al and non-function uirements engine The software r tingaSRS,Require on, Requirements of quality, Design C ectural Design : eling Component J acting component	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces requirements mentselicitatio management. oncepts, The d Design Decis level Design; c	inciples, The beess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n& esign Model, ions, Views, omponent, Jser Interface	
2. 3. 4.	Software Process, Soft Prescriptive Process Ma Process, Unified Process software development: <b>Software Requiremen</b> User and system requin Metrics, A spiral vi Requirements Specifi document, Thestructured Analysis: Process, Requ <b>Design Engineering:</b> I Pattern-based Softward Patterns, Application A Designing class based of	tware Myths. Pr odels: The Waterf ss, Concurrent. Ad Agile methods, Pl <b>its Engineering</b> rements, Functiona iew of the req cation (SRS): of ofSRS, Waysofwrin irrements validation Design Process & e Design. Archit rchitectures, Mode components, condu- es, Interface Design <b>nent:</b> Risk Analys re Risks, Risk Ider	occess Models : A all, Incremental P vanced Process M an-driven and agil <b>and Analysis:</b> F al and non-function uirements engine The software r tingaSRS,Require on, Requirements of quality, Design C ectural Design : eling Component I acting component neting component	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces requirements mentselicitatio management. oncepts, The d Design Decis evel Design: c -level design, U s, Design Eval t: Reactive ver rojection, Risk	inciples, The beess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n& esign Model, ions, Views, omponent, Jser Interface uation sus Proactive Refinement,	8 0m"
3.	Software Process, Soft Prescriptive Process Ma Process, Unified Process software development: Software Requirement User and system requin Metrics, A spiral vi Requirements Specifi document, Thestructure Analysis: Process, Requ Design Engineering: I Pattern-based Software Patterns, Application A Designing class based of Design: The golden rule Project Risk Manager Risk Strategies, Softwa Risk Mitigation, Risks	tware Myths. Pr odels: The Waterf ss, Concurrent. Ad Agile methods, Pl <b>its Engineering</b> rements, Functiona iew of the req cation (SRS): of ofSRS, Waysofwrin irrements validation Design Process & e Design. Archit rchitectures, Mode components, condu- es, Interface Design <b>nent:</b> Risk Analys re Risks, Risk Ider	occess Models : A all, Incremental P vanced Process M an-driven and agil <b>and Analysis:</b> F al and non-function uirements engine The software r tingaSRS,Require on, Requirements of quality, Design C ectural Design : eling Component I acting component neting component	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces requirements mentselicitatio management. oncepts, The d Design Decis evel Design: c -level design, U s, Design Eval t: Reactive ver rojection, Risk	inciples, The beess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n& esign Model, ions, Views, omponent, Jser Interface uation sus Proactive Refinement,	8 0m" 7
3.	Software Process, Sof Prescriptive Process Me Process, Unified Process software development: Software Requiremen User and system requir Metrics, A spiral ve Requirements Specifi document, Thestructured Analysis: Process, Requ Design Engineering: I Pattern-based Softward Patterns, Application A Designing class based of Design: The golden ruld Project Risk Manager Risk Strategies, Softwa Risk Mitigation, Risks project Total	tware Myths. Pr odels: The Waterf odels: The Waterf ss, Concurrent. Ad Agile methods, Pl <b>its Engineering</b> rements, Functiona iew of the req cation (SRS): ' of SRS, Waysof wri- nirements validation Design Process & e Design. Archit rchitectures, Mode components, condu- es, Interface Design nent: Risk Analys re Risks, Risk Iden Monitoring and M	occess Models : A all, Incremental P vanced Process M an-driven and agil and Analysis: F al and non-function uirements engine The software r tingaSRS,Require on, Requirements r quality, Design C ectural Design : eling Component I acting component in steps & Analysis sis & Managemen ntification, Risk P Ianagement, The I	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces requirements mentselicitatio management. oncepts, The d Design Decis level Design; c level design, U s, Design Eval t: Reactive ver rojection, Risk RMMM plan f	inciples, The becess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n& esign Model, ions, Views, omponent, Jser Interface uation sus Proactive Refinement, or case study	8 0000 <sup>000</sup> 7 8 <u>30</u>
3. 4. Text Bo 1.	Software Process, Soft Prescriptive Process Ma Process, Unified Process software development: Software Requirement User and system requin Metrics, A spiral vi Requirements Specifi document, Thestructured Analysis: Process, Requ Design Engineering: I Pattern-based Softward Patterns, Application A Designing class based of Design: The golden ruld Project Risk Manager Risk Strategies, Softwa Risk Mitigation, Risks project Total Doks: Roger Pressman, —Soft 337597	tware Myths. Pr odels: The Waterf as, Concurrent. Ad Agile methods, Pl <b>nts Engineering</b> rements, Functiona iew of the req cation (SRS): 7 of SRS, Waysof writi irements validation Design Process & e Design. Archit rchitectures, Mode components, condu- es, Interface Design <b>nent:</b> Risk Analys re Risks, Risk Ide Monitoring and M	ocess Models : A all, Incremental P vanced Process M an-driven and agil <b>and Analysis:</b> F al and non-function uirements engine The software r tingaSRS,Require on, Requirements r quality, Design C ectural Design : eling Component I acting component in steps & Analysis sis & Managemen ntification, Risk P Ianagement, The I	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces equirements mentselicitatio management. oncepts, The d Design Decis evel Design: c level design, U s, Design Eval t: Reactive ver trojection, Risk RMMM plan f	inciples, The beess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n& esign Model, ions, Views, omponent, Jser Interface uation sus Proactive : Refinement, or case study	8 0000 <sup>000</sup> 7 8 <u>30</u>
3. 4. Text Bo 1. 2.	Software Process, Soft Prescriptive Process Ma Process, Unified Process software development: Software Requirement User and system requin Metrics, A spiral va Requirements Specifi document, Thestructured Analysis: Process, Requ Design Engineering: I Pattern-based Softward Patterns, Application A Designing class based of Design: The golden ruld Project Risk Manager Risk Strategies, Softwa Risk Mitigation, Risks project Total Doks: Roger Pressman, —Soft	tware Myths. Pr odels: The Waterf as, Concurrent. Ad Agile methods, Pl <b>nts Engineering</b> rements, Functiona iew of the req cation (SRS): 7 of SRS, Waysof writi irements validation Design Process & e Design. Archit rchitectures, Mode components, condu- es, Interface Design <b>nent:</b> Risk Analys re Risks, Risk Ide Monitoring and M	ocess Models : A all, Incremental P vanced Process M an-driven and agil <b>and Analysis:</b> F al and non-function uirements engine The software r tingaSRS,Require on, Requirements r quality, Design C ectural Design : eling Component I acting component in steps & Analysis sis & Managemen ntification, Risk P Ianagement, The I	A Generic Pro rocess(RAD), lodels & Tools e development Requirements onal requireme eering proces equirements mentselicitatio management. oncepts, The d Design Decis evel Design: c level design, U s, Design Eval t: Reactive ver trojection, Risk RMMM plan f	inciples, The beess Model, Evolutionary : Agile Engineering: nts, Types & s. Software Specification n& esign Model, ions, Views, omponent, Jser Interface uation sus Proactive : Refinement, or case study	8 0000 <sup>000</sup> 7 8 <u>30</u>

4	ŀ.	SKChang,-HandbookofSoftwareEngineeringandKnowledgeEngineeringl,WorldScientific,VolI,II,
		ISBN:978-981-02-4973-1
5	5.	TomHalt,—HandbookofSoftwareEngineeringl,ClanyeInternational,ISBN10:1632402939
6	5.	Christine Bresnahan, Richard Blum –Linux command line and Shell Scripting Bible -Weilly,
		ISBN-978-0- 470-25128-7



Program:	M.Tech (Comp				ster :	I
Course :	Basics of Machine Learning			Code		CE1601C
	Teaching Schem	ne		Evaluation	Scheme	
Lecture	Hours	Credit	IE 1	IE 2	ЕТЕ	Total
2	2	2	20		30	50
Prior Knov	vledge of	1				
1. Linear A	lgebra, Statistics, Pro ogramming Skills	obability and Calcu	ılus			
<b>Objectives</b> :						
	master the concepts	s of supervised an	d unsupervised le	arning, recom	mendation eng	ine, and tim
ser	ies modeling					
2. To	gain practical kno	wledge over prin	ciples, algorithms	s, and applica	tions of Mach	ine Learnir
	ough a hands-on app					
	trics. Improve the			-		
	osting & Bagging tee		ig unother set of	optimization	uigoritiniis, v	inen merue
	acquire thorough ki	-	tatistical and heur	istic aspects o	f Machine Lea	rning and T
	nprehend the theoret					-
	oimplementmodelss			-	-	
	ssifier, random fores					
Dutcomes:	ssifier, random fores	e elassifier, logistic	e regression, it in	cans crustering	21	
	ng the course the stud	dents should be ab	le to:			
	derstand machine lea			vironment that	are suitable for	the
	olications under cons		1			
	lve problems associa		ning and online le	arning, and the	e big data chara	cteristics
suc	ch as high dimension	ality, dynamically	growing data and	in particular se	calability issues	3.
	velop scaling up mad		niques and associa	ated computing	g techniques and	d
	hnologies for various					
	plement various way	s of selecting suita	ble model parame	ters for differe	nt machine lear	ning
	hniques.					
Detailed Sy	liabus:	"Knowl	edge Bring	gs Freedo	om"	
Unit D	escription	Prog	reas Creatibili	y Confiden	se /	Duration h
	undations for Mac	-			-	
		nforcement Lea				
		eauction/Dimensio	1' 1 · T		ments	7
	mysis (Eigen values,	Figen vootore Ort	onality reduction; P	Principal compo	mentes	7
2 (1)	ustering. Distance	Eigen vectors, Ort	thogonality)	19 <sup>21</sup>		7
	<b>ustering:</b> Distance	measures;Differe	thogonality) nt clustering me	ethods (Distar	ice, Density,	7
Hi	erarchical); Iterative	measures;Differe distance-based clu	thogonality) nt clustering me ustering; Dealing	ethods (Distar with continuou	ce, Density, s, categorical	7
Hi va	erarchical); Iterative lues in K-Means; (	measures;Differe distance-based clu Constructing a hie	thogonality) nt clustering me ustering; Dealing v erarchical cluster;	ethods (Distar with continuou	ce, Density, s, categorical	
Hi va de	erarchical); Iterative lues in K-Means; C nsity-based clustering	measures;Differe distance-based clu Constructing a hie g; Measures of qua	thogonality) nt clustering me istering; Dealing erarchical cluster; ality of clustering	ethods (Distar with continuou ; K-Medoids,	ice, Density, s, categorical k-Mode and	
Hi va de: 3. Cl	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I	measures;Differe distance-based clu Constructing a hie g; Measures of qua Bayes Classifier M	thogonality) nt clustering me istering; Dealing erarchical cluster; ality of clustering Model Assumption	ethods (Distar with continuou ; K-Medoids, s; Probability of	ice, Density, s, categorical k-Mode and estimation;	
Hi va de3.CI Re	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pr	measures;Differe distance-based clu Constructing a hie g; Measures of qua Bayes Classifier M	thogonality) nt clustering me istering; Dealing erarchical cluster; ality of clustering	ethods (Distar with continuou ; K-Medoids, s; Probability of	ice, Density, s, categorical k-Mode and estimation;	8
Hi va de 3. Cl Re inf	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pr ormation; Classifier	measures;Differe distance-based clu Constructing a hid g; Measures of qua <b>Bayes Classifier</b> M rocessing; M-es	thogonality) nt clustering me istering; Dealing erarchical cluster; ality of clustering Model Assumption stimates;, Feat	ethods (Distar with continuou ; K-Medoids, s; Probability oure selectio	ace, Density, s, categorical k-Mode and estimation; n: Mutual	
3. Cl Re inf K-	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pr formation; Classifier Nearest Neighbors:	measures;Differe distance-based clu Constructing a hie g; Measures of qua <b>Bayes Classifier</b> M rocessing; M-es	thogonality) nt clustering me istering; Dealing erarchical cluster ality of clustering Model Assumption stimates;, Feat	ethods (Distar with continuou ; K-Medoids, s; Probability oure selection pects to conside	ace, Density, s, categorical k-Mode and estimation; n: Mutual er while	8
B. Cl Re inf K- de	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pr formation; Classifier Nearest Neighbors: signing K-Nearest Neighbors	measures;Differe distance-based clu Constructing a hie g; Measures of qua <b>Bayes Classifier</b> M rocessing; M-es	thogonality) nt clustering me istering; Dealing erarchical cluster ality of clustering Model Assumption stimates;, Feat	ethods (Distar with continuou ; K-Medoids, s; Probability oure selection pects to conside	ace, Density, s, categorical k-Mode and estimation; n: Mutual er while	8
3. Cl Re inf K- de reg	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pr formation; Classifier Nearest Neighbors: signing K-Nearest Ne gression problems.	measures;Differe distance-based clu Constructing a hid g; Measures of qua <b>Bayes Classifier</b> M rocessing; M-es K-Nearest Neighb eighbor Support V	thogonality) nt clustering me istering; Dealing erarchical clustering dity of clustering Model Assumption stimates;, Feature por algorithm; Asp ector Machines ;S	ethods (Distar with continuou ; K-Medoids, s; Probability of ure selection pects to conside VM for classif	ece, Density, s, categorical k-Mode and estimation; n: Mutual er while ication and	8
Hi va de3.Cl Re inf K- de reg4.As	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pr formation; Classifier Nearest Neighbors: signing K-Nearest Neighbors	measures;Differe distance-based clu Constructing a hie g; Measures of qua Bayes Classifier M rocessing; M-es K-Nearest Neight eighbor Support V ning: The applica	thogonality) nt clustering me istering; Dealing erarchical cluster; ality of clustering Model Assumption stimates;, Feat por algorithm; Asp ector Machines ;S	ethods (Distar with continuou ; K-Medoids, s; Probability oure selection bects to conside VM for classif	ece, Density, s, categorical k-Mode and estimation; n: Mutual er while fication and ning: Market	8
Hi va de 3. Cl Re inf K- de reg 4. As Ba	erarchical); Iterative lues in K-Means; ( nsity-based clusterin assification: Naïve I quired data pro- ormation; Classifier Nearest Neighbors: signing K-Nearest No gression problems. sociation Rule min	measures;Differe distance-based clu Constructing a hie g; Measures of qua Bayes Classifier M rocessing; M-es K-Nearest Neighb eighbor Support V ning: The applica- tion Engines, etc.	thogonality) nt clustering me istering; Dealing v erarchical cluster; ality of clustering Model Assumption stimates;, Feature por algorithm; Asp ector Machines; S ations of Associa .; A mathemati	ethods (Distar with continuou ; K-Medoids, s; Probability of ure selection bects to conside VM for classif tion Rule Mir cal model fo	ece, Density, s, categorical k-Mode and estimation; n: Mutual er while fication and ning: Market r association	8
Hi va de 3. Cl Re inf K- de reş 4. As Ba an. mi	erarchical); Iterative lues in K-Means; C nsity-based clustering assification: Naïve I quired data pro- ormation; Classifier Nearest Neighbors: signing K-Nearest Negression problems. sociation Rule min sket, Recommendat	measures;Differe distance-based clu Constructing a hie g; Measures of qua Bayes Classifier M rocessing; M-es K-Nearest Neight eighbor Support V ning: The applica- tion Engines, etc. ts; Association Rul ; Interestingness of	thogonality) nt clustering me istering; Dealing v erarchical cluster; ality of clustering Model Assumption stimates;, Featur por algorithm; Asp ector Machines; S ations of Associa .; A mathemati les; Apriori: Const of discovered ass	ethods (Distar with continuou ; K-Medoids, s; Probability of ure selection pects to conside VM for classif tion Rule Mir cal model fo tructs large iter	exe, Density, s, categorical k-Mode and estimation; n: Mutual er while fication and ning: Market r association n sets with	8

	<b>Research Aspects: Application of ML in various domains-</b> Research Paper Publication in Quality Indexed International Journals/ Conferences; Practical Implementation of Industry Projects/Applications; IPR	
	Total	30
Text B	ooks:	
1. T. Ha	stie, R. Tibshirani, J. Friedman. The Elements of Statistical Learning, 2e,2008.	
2. Chris	topher Bishop. Pattern Recognition and Machine Learning. 2e.	
Referen	ice Books:	
1. Eth	em Alpaydin, Introduction to Machine Learning	



Program:		uter Engineering)			emester : II		
Course :	Image Processin	ng with MATLAB		C	Code:	MCE2602A	
	Teaching Schem	e		Evalu	uation Scheme		
Lecture	Hours	Credit	IE 1	IE 2	ETE	Total	
2	2	2	20		30	50	
Prior Knowl	edge of Programm	ing Basics Is Essenti	ial				
Objectives:							
1. Develop ar	overview of the field	eld of image process	ing.				
2. Cover the b	basic theory and alg	orithms that are wid	lely used in dig	ital image proc	essing.		
3. Develop ha	ands-on experience	in using computers t	to process imag	ges.			
4. Familiarize	e with MATLAB In	nage Processing Too	lbox Course				
Outcomes:							
		dents should be able					
	-	e transforms differen	• •	-	nd their properties.		
		ployed for the enhan					
3: Understand	the need for image	e compression and to	o learn th <mark>e sp</mark> at	ial and frequend	cy domain techniq	ues of image	
compression.							
4: Learn diffe	rent feature extract	ion techniques for in	nage an <mark>alysis a</mark>	nd recognition.			
5: Develop an	ny image processing	g application.					
<b>Detailed Syll</b>	abus:	126-1			181		
Unit Des	scription					Duration	
					1031	h	
	oduction:	ng? What are the fu	ndomantal issu	what is the	a role of paraaptic	202	
	What is image processing?, What are the fundamental issues?, What is the role of perception? Image sampling and quantization, Basic relationship between pixels, MATLAB orientations.						
	<b>Image Transformations:</b> Discrete Fourier transform, Properties of 2D DFT, FFT, Convolution,						
		osine transform, Disc				· · · · · ·	
	ge Enhancement T						
		ques: Basic gray leve	el transformati	ons, Histogram	processing, Image		
		aging, Spatial filtering				8	
	Frequency Domain Techniques: Frequency domain filtering, Image smoothing and Image						
		ency domain filters.					
	Color image processing: Color fundamentals, Color models, Color transformation, Smoothing						
	and Sharpening Image Compression: Fundamentals, Encoder-Decoder model, Types of redundancies, Lossy						
	and Lossless compression, Huffman coding, Arithmetic coding, Golomb coding, LZW coding, Block transform coding, Run-length coding, JPEG Lossless predictive coding, Lossy predictive						
	coding, Wavelet coding.						
		processing: Basics,					
		etection, Hole filling	g, Connected c	omponents, Con	nvex hull, Thinnin	g,	
	kening, Skeletons,		<b>D</b> 1 . <b>T</b> 1		<b></b>	8	
		and Representation				nd	
		resholding, Basic glootion in segmentation		ig, Otsu's metho	ou, Region based		
Tot		otion in segmentatio	/11			30	
Text Books:						50	
	zalez, R.E.Woods.	Digital Image proce	essing. Pearso	n edition.Inc3/e	e.2008.		
		Digital Image Proces	-		,		
Reference Bo		0 11111120 1 1000	",1 111,1 / /	-			
		age Processing Hand	lbook  , (5/e). (	CRC, 2006			
	R.C.Gonzalez& R.I	E. Woods; -Digital I			ABI, Prentice Hall	, 2003	
3.		Image Processing, J					
3. 4.	S. Ahmed, Image P	I Image Processing, J rocessing, McGraw Video and Audio Co	-Hill, 1994.	Sons, 2006.	07		

Program		uter Engineering	)		Semester :	II		
Course					Code:	MCE2	602B	
	Teaching Schen	ne		Evalu	ation Scheme	9		
Lectur	re Hours	Credit	IE 1	IE 2	ETE		Total	
2	2	2	20		30		50	
Objectiv	ves:	·		•	•	•		
1.To	o acquire knowledge of	basic Linux OS, co	ommands, and ter	rminologies				
2.To	o develop programs usin	g Shell scripting						
3. T	o acquire skills related t	o Linux file syster	n					
Outcom	les:							
After lea	arning the course the stu	dents should be ab	ble to:					
	common and simple Lin							
	nonstrate programming a							
3. Deve	elop collaboratively usir	ng GIT and write r	esearch-papers us	sing LaTex				
4 App	ly a solution clearly and	accurately in Lini	ix environment					
	I Syllabus:	accuracy in Lint	in environment					
Unit	•						Duration	
cint	Description						h	
1	Introduction to Li	nux: Linux int	roduction; Und	lerstanding p	hilosophy of	Linux;		
	Understanding Softwa							
	Installation of Linux C						7	
	Linux desktop environ				are; Understar	nding and	-	
	managing hardware: C	PU, Disk issues, D	Device drivers, Di	splayetc <mark>.;</mark>		0		
2.	<b>Basic Commands and</b>	d Shell Scrinting	• Introduction to	o Linux comm	ands concept	of shell	C	
	<b>Basic Commands and Shell Scripting:</b> Introduction to Linux commands, concept of shell, shell variables, getcwd () and pwd; Introduction to shell programming features: Variables							
	declaration &scope, ter							
	loop,	1.3	switch		1	case;	8	
	Shell functions, pipe and redirection, wildcards, escape characters;							
	Awk script: Environment and workflow, syntax, variables, operators, regular expressions,							
	arrays, control flows, lo		tput redirections	141			1001	
3.	Linux File System and						ing	
	File System - Manipulating Files: creating, deleting, copying, moving, renamingetc; Using							
	absolute and relative path; Manipulating Directories: Creating, Deleting and Managing; Basic							
	File and Directory commands; Understanding Linux file system; Networking - Understanding network features; Configuring a network connection; Testing a							
	network connection:	anding network it	catures, configu	ing a network	connection,	resung a		
4.	Essential System Adm	ninistration	"Knowle	edge Brir	nas Free	dom"		
	Users and Group Mai							
	of user and group; Commands –shadow, useradd, usermod, userdel, groupadd, groupmod, group							
	deletc; Managing ownership and permission.							
	Process and Package Management: Understanding package management, package							
	management commands like rpm, yum, apt; Understanding Process hierarchy and identifying							
	running processes; Logfiles.							
	Or Introduction to CIT and LaTEX.							
	Introduction to GIT and LaTEX:							
	LaTEX: Basic syntax, compiling and creating documents; Document structure including							
	sections and paragraphs; Adding Images, Table of contents, Source code, graphs; Adding references, and Bibliography; Installation and Hands-on of LaTEX.							
	GIT: Creating a project	tusing GIT locally	. add. commit <sup>.</sup> B	ranch and Mer	ge: Cloning a	remote		
	GIT: Creating a project using GIT locally, add, commit; Branch and Merge; Cloning a remote repo, working with a remote repo; Working on a project in a distributed fashion; Hands-on of							
	GIT.					5		
	011.							

#### **Text Books:**

1. Christine Bresnahan, Richard Blum - Linux Essentials, Sybex, ISBN9781119092063

2. Sumitava Das, Unix Concepts and Applications, Tata-McGraw Hill, ISBN0-07-063546-3

### **Reference Books:**

1. Christine Bresnahan, Richard Blum –Linux command line and Shell Scripting Bible -Weilly , ISBN-978-0-470-25128-7



	1.1.1.1. een (000mp	uter Engineering)		i i	Semester : 1	Ι	
Course :	Design with UN	Design with UML					
	Teaching Schen	ne		Evaluation	Scheme		
Lecture	Hours	Credit	IE 1	IE 2	ETE	Total	
2	2	2	20		30	50	
	vledge of :.Basic und	derstanding of comp	uter programmi	ng and related p	programming pa	radigms Is	
Essential.							
Objectives:							
	introduce the conce						
	understand and diffe design static and dy			r approaches			
	design static and dy		115				
Outcomes:		1 . 1 111 11					
	ng the course the stu			tod opproach			
	derstand Basic featu						
	entify, analyze, and r						
3. Ap	ply the concepts of a	architectural design	for deploying th	e code for softw	vare.		
Detailed Sy	llabus:					Duration	
Unit D	Description						
	-					h	
ma	roduction to UML: ] odeling, conceptual cle					6	
-	sic Structural Model	ing Classes Relation	onships commo	n Mechanisms	and	00	
	igrams.	ing. Classes, Relativ	onships, commo	in Meenamisms,			
	vanced Structural M	Iodeling: Advanced	classes, advance	ed relationships	, Interfaces,	6	
	pes and Roles, Pack						
<b>2</b> D	-	1 1 1 1 1 1 1					
	sic and Advanced B			iteraction diagra	ims. Use		
	ses, Use case Diagra lvanced Behavioral I			nachines proce	bee and	6	
	reads, time and space			nacinites, proce	sses and		
	chitectural Modeling			nent diagrams a	and		
	ployment diagrams.					6	
			1			U	
T	- 4 - 1					24	
	otal		"Knowle	dge Brin	gs Freed		
Fext Books	<b>:</b> Booch, - The unified	modeling language	user quide Dee	rson Education	India ISBNIO	01 57169	
I. Grady I		modening language	user guide. Fea		iliula, ISDIN.0-2	201-37108	
2. James F	Rumbaugh. Micheall	Blaha- Object-Orien	ted Modeling an	nd Design with	UML: PearsonE	Education	
India, I	SBN-13:978-013015	59205		Summan ere			
Reference I							

- 2. Jackson, Burd Thomson Object Oriented Analysis & Design. Thomson CourseTechnology.
- 3. Mike O'Docherty Object-Oriented Analysis and Design: using UML. WileyPublication
- 4. Joseph Schmuilers Teach Yourself UML in 24 Hours. Samspublishing.

Program:		il) Construction			Semester:	I		
Course :	ş	gement and Fina	nce		Code :	MCI1601A		
	Teaching Scheme	1		Evaluat	ion Scheme			
Lecture	Hours	Credit	IE 1	IE 2	ЕТЕ	Total		
2	2	2	20		30	50		
Prior Knowl	edge of :Basics of Manag	gement, Basics of	Finance Is Esse	ential.				
<b>2.</b> To fun	nonstrate knowledge and ction effectively as an in- erstand the concepts of fi	dividual, and as a	member or lead	der in diver set	eams.			
<ol> <li>Study</li> <li>Prepar</li> <li>Ability</li> <li>Ability</li> </ol>	the course, the students the current market trends re project feasibility report to implement the project to understand the role a to choose projects whice abus:	and choose proje rts. et effectively meet nd responsibility	cts. ing governmen of the Professio	nal Engineer.	nditions.			
Unit	Description					Duration h		
1	Introduction to Man What is Management thought, Different Schools/ ap Contingency Approach	? It's Need ,Impor			2	7		
2.	Project Implementa Project representation organization, prelimi levelling, Resource a system: Importance o Formation of Effectiv	n: Role of project nary manipulation llocation, Setting f contracts in proj	t managers, rel ns, Basic Sche a base line, Pr	eduling conceptoject manager	ts: Resource nent information	8		
3.	Organizing Organizing as a M Structures of organiz Organization: Charac Organization: Sole Pr to Organizational clir	<b>Organizing</b> Organizing as a Management process, Principles of Organization, Different Structures of organizations such as line, Line & Staff, Functional, Matrix or project Organization: Characteristics, Features, their Merits and Limitation, Ownerships of Organization: Sole Proprietorship, Partnership, Private Ltd., Public Ltd., Introduction to Organizational climate, Decision Making, Group Decision Making, Staffing: What is Staffing? Steps involved in Staffing, Recruitment, Staffing, Performance Appraisal						
4.	Financial Statement Understanding of Fina Profit &Loss Account ,Ratio Analy Position.	ancial Statements	and Their Anal	-		8		
	Total					30		
2.	Project Management Ins PMBOK Guide (Sixth I James C.Van Horne, Fur Khanna, R.B.,Project Ma	Edition), Sept2017 adamentals of Fina	'. ancial Managen		-			

### **Reference Books:**

- 1. Kuster J., Huber, E., Lippmann, R., Schmid, A., Schneider, E., Witschi, U., Wust, R. Project Management Handbook, 2015.
- 2. Prasanna Chandra, Financial Management, Tata McGraw-Hill, 2008.
- 3. Carl S. Warren, James M. Reeve, JonathanDuchac.
- 4. Financial and Managerial Accounting,2016
- 5. Paneer Selvam, R., and Senthilkumar, P., Project Management, PHI,2011.



Progra									
Course				Code		CI1601B			
	Teaching Scheme	2		Evaluation	Scheme				
Lectu	re Hours	Credit	IE 1 IE		ЕТЕ	Total			
2	2	2	20	30		50			
Prior K	Knowledge of Environmer	ntal study, Types o	of pollution Is Ess	ential.					
Objecti									
After C involvii	ompleting this course, stud	lent will have ade	quate background	to understand a	nd solve the pro	blem			
	o learn about Global warm	ing and its affect							
	o demonstrate knowledge		f global warming.						
	o learn the control measure			tion.					
	o learn high tech measures								
Outcon		0							
	arning the course, the stud		le to:						
	Study the effects of Global		Co.						
	Implement the concept of I	0	0	'ea.					
	Understand the remedial ad			cumulation.					
	Apply high tech measures <b>d Syllabus:</b>	for Reducing Cart	bon Emissions.		1				
Unit	1.8				1	Duratio			
om	Description					h			
1.	Global Warming and it	ts effect:-Introduc	tion and physical	definition of gl	obal warming.				
	the New Carbon Proble								
	Emission Factors, Carbo								
	effect in India, The Kyoto and Other Protocols and its view in India, Effect of climate								
	change and its impact.								
	<b>Planning for the Future to reduce global warming:-</b> Steps taken to Control Carbon Emissions universally, Use of Promotional and Punitive Mechanisms for Reducing								
	Carbon in Atmosphere,								
	Countrywide Adaptive Measures for Safety of Local People, Developing Mitigative Measures for Global Reduction of Carbon, India's National Action Plan on Climate								
	Change (NAPCC) till dat								
2.	Opportunities in Cont								
	for Control of Carbon E								
	and Business Opportuni	ties in India for o	control of carbon	emissions and	accumulation,				
	Needs a Mix of Green a								
	Carbon Reduction, Need					1			
		procedure for controlling carbon emissions and its Promotional Mechanisms at India.							
	Green Technologies for Energy Production:- Various Technologies Available for								
		or Energy Prod	uction:- Various	Technologies	Available for	8			
	Energy Production, Cost	or Energy Prod t Comparison of a	uction:- Various a Few Typical Sy	Technologies stems for Pow	Available for er Generation,	8			
	Energy Production, Cost Sources of Energy Produ	or Energy Prod t Comparison of a ction Already in U	<b>uction:-</b> Various a Few Typical Sy Use, Alternative N	Technologies stems for Pow	Available for er Generation,	8			
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so	or Energy Prod t Comparison of a totion Already in U tome Prior R&D W	<b>uction:-</b> Various a Few Typical Sy Use, Alternative N Vork.	Technologies ystems for Pow Iethods Ready f	Available for er Generation, for Use, Green	8			
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so <b>Green Technologies for</b>	or Energy Prod t Comparison of a ction Already in U ome Prior R&D W Personal and Ci	uction:- Various a Few Typical Sy Use, Alternative M York. itywide Applicati	Technologies ystems for Pow fethods Ready f on :- Measures	Available for er Generation, for Use, Green to be taken for	8			
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so	or Energy Prod t Comparison of a ction Already in U ome Prior R&D W Personal and Ci asion Reduction at	uction:- Various a Few Typical Sy Use, Alternative N 'ork. tywide Applicati Personal Level, (	Technologies ystems for Pow Aethods Ready f on :- Measures Carbon Emissio	Available for er Generation, for Use, Green to be taken for	8			
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so <b>Green Technologies for</b> Green city, Carbon Emis	or Energy Prod t Comparison of a cction Already in U ome Prior R&D W Personal and Ci assion Reduction at wide Level, Carb	uction:- Various a Few Typical Sy Use, Alternative M 'ork. itywide Applicati Personal Level, ( on Emissions fror	Technologies ystems for Pow Methods Ready f on :- Measures Carbon Emissio n Imports.	Available for er Generation, for Use, Green to be taken for n Reduction at	8			
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so Green Technologies for Green city, Carbon Emis Local Authority and City Green Technologies for Guidelines, The Energ	or Energy Prod t Comparison of a cction Already in U ome Prior R&D W Personal and Ci assion Reduction at rwide Level, Carb for Specific Ap y Conservation	uction:- Various a Few Typical Sy Use, Alternative M ork. tywide Applicati Personal Level, on Emissions from pplications:-Prom Building Code	Technologies ystems for Pow Iethods Ready f on :- Measures Carbon Emissio n Imports. otion of 'Grea (ECBC), Greet	Available for er Generation, for Use, Green to be taken for n Reduction at en' Buildings, n Hotels and				
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so <b>Green Technologies for</b> Green city, Carbon Emis Local Authority and City <b>Green Technologies</b> for Guidelines, The Energ Hospitals, Green Technologies	or Energy Prod t Comparison of a ction Already in U ome Prior R&D W Personal and Ci asion Reduction at wide Level, Carb for Specific Ap y Conservation logies for Transpo	uction:- Various a Few Typical Sy Use, Alternative M York. (tywide Applicati Personal Level, Con Emissions from plications:-Prom Building Code ort, Green Roads,	Technologies ystems for Pow Aethods Ready f on :- Measures Carbon Emissio n Imports. otion of 'Gree (ECBC), Green Ports and Harb	Available for er Generation, for Use, Green to be taken for n Reduction at en' Buildings, n Hotels and ors, Industries,	8			
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so <b>Green Technologies for</b> Green city, Carbon Emiss Local Authority and City <b>Green Technologies</b> Guidelines, The Energ Hospitals, Green Techno Carbon, Carbon Emissi	or Energy Prod t Comparison of a ction Already in U ome Prior R&D W Personal and Ci asion Reduction at wide Level, Carb for Specific Ap y Conservation logies for Transpo ons from a Few	uction:- Various a Few Typical Sy Use, Alternative M ork. tywide Applicati Personal Level, on Emissions from pplications:-Prom Building Code ort, Green Roads, Selected Indust	Technologies ystems for Pow Aethods Ready f on :- Measures Carbon Emissio n Imports. otion of 'Gree (ECBC), Green Ports and Harb ries in India, '	Available for er Generation, for Use, Green to be taken for n Reduction at en' Buildings, n Hotels and ors, Industries, The Changing				
3.	Energy Production, Cost Sources of Energy Produ Technologies Needing so <b>Green Technologies for</b> Green city, Carbon Emis Local Authority and City <b>Green Technologies</b> for Guidelines, The Energ Hospitals, Green Technologies	or Energy Prod t Comparison of a ction Already in U ome Prior R&D W Personal and Ci asion Reduction at wide Level, Carb for Specific Ap y Conservation logies for Transpe ons from a Few l for Wider Appli	uction:- Various a Few Typical Sy Use, Alternative M ork. tywide Applicati Personal Level, on Emissions from polications:-Prom Building Code ort, Green Roads, Selected Indust cation to Town F	Technologies ystems for Pow Aethods Ready f on :- Measures Carbon Emissio n Imports. otion of 'Gree (ECBC), Green Ports and Harb ries in India, ' lanning and Ar	Available for er Generation, for Use, Green to be taken for n Reduction at en' Buildings, n Hotels and ors, Industries, The Changing ea Re-				

4.	<ul> <li>Some High-tech Measures for Reducing Carbon Emissions :- Use of Solar Power with Satellite-Based Systems ,Use of Carbon Capture and Storage (Sequestration) ,Microorganisms, A Quick SWOT Analysis.</li> <li>Recommended Plan of Action :- India's National Action Plan Take Us to a Low-Carbon Path, The Missions Help Develop Awareness, Few case studies on Projects undertaken by Various Countries, Adaptive Measures Essential for Indian People to Cope with Climate Change</li> </ul>	8
	Total	30
Text B		
	1. Green Technologies, Soli J. Arceivala, Mc Graw Hill Education.	
Refere	nce Books	
	1. Green Technologies and Environmental Sustainability edited by Ritu Singh, SanjeevKun	nar
	2. http://cpcbenvis.nic.in/greentechnology.html	



-	rogram: M. Tech. (Civil) Construction Management Semester: I							
Course	: Organisation Beh	aviour (OE I)			Code: MCI	[1601C		
Teachir	ng Scheme		E	valuation Schen	ne			
Lecture	•	Hours	IE -1	IE-2	ETE	Total		
2	2	2	2	-	30	50		
Pre- req	uisite: Knowledge o	of different types	of Organisatio	ons structures.				
	Objective: To intro				5			
Course	Outcomes: At the e							
1.	Understand import				tion.			
2.	Apply different lea							
3.	Appraise group be				organisation.			
4.	Relate to organisat	ion culture, clim	ate and work s	tress.				
	d Syllabus:							
Unit	Description					Duration		
						H		
1	Introduction to (	<b>B</b> : Disciplines	contributing to	OR Need and I	Importance of OB,	7		
1					to Organizational			
2	<ul><li>Behaviour, Inherited characteristics, Learning, theories of learning, reinforcement.</li><li>Motivation and behavior in group and team work: Motivation at work; theories</li></ul>							
-					signing motivating	8		
	jobs, Group Decision Making, Differences Between Groups and Teams, Types of							
	Teams, Creating			I	/ /1			
3.	Leadership, Pov	ver and Politics	s: Trait Theori	es, behavioural	Theories,	7		
	Contingency Theories, Authentic Leadership: Ethics and Trust, A Definition of							
	Power, Bases of Power, Power Tactics, Causes and Consequences of Political							
	behaviour				C A			
4					fance of culture in	8		
					ve Organizational			
	transmitting in the second sec		0		Management, Case			
	studies of OD inte	ervention sin me	ga-constructio	n projects.				
					Total	30		
Ref	feren <mark>ce Books:</mark>	Normal and a	D. S.	Tree and a set	**	1		
	gery Moorhead, Rid	ky W. Griffin, 0	Organizational	Behaviour: Man	aging People and			
	ganizations, 3rd Edi		0		001			
					ducation Asia, New	Delhi,		
200	11	A Contra						

3. Wendell L French, Cecil H. Bell, Jr., Organization Development: Behavioural Science Interventionsfor Organization Improvement, 6th edition, Pearson Education Asia, New Delhi, 2001.

4. Jit. S. Chander, Organizational Behaviour, 3rd edition, Vikas Publishing House Pvt. Ltd.,, New Delhi, 2005.

Program:		M. Tech. (Construction Management) Semester: I						
Course :		Contracts, Tendering & ArbitrationCode:Teaching SchemeEvaluation Scheme						
	Teaching Scheme			Т				
Lectur		Credit	IE 1	IE 2	ЕТЕ	Total		
2	2	2	20		30	50		
<ol> <li>To study</li> <li>To learn</li> </ol>	pped with knowledge of principles and specifica basic principles of Arbi	tions for making t			aspects.			
<ol> <li>Ado</li> <li>4. Prep</li> <li>5. Exh</li> </ol>	ing the course, the stude opting the ethical knowle pare Tendering documen ibit concept of Arbitration	dge for making co	onstruction con as of contract.					
Detailed S	yllabus: Description					Duration		
	Construction Contracts:       h         Indian Contract Act (1872): Definition of the contract as per the ACT. Valid,       7         Voidable, Void contracts, Objectives of the act. Introduction: To law, Indian legal       7         system, Laws governing structure & Working of Construction Organization Firms,       7							
	<b>Construction Contract</b> Evaluation of contract de and international contract documents, type to the contract. Contract Formation.	ocuments, need for	com		1	8		
3. S	Stages in Contracting: Preparation of tender doo award of contract, project financing and con	1 200			1000	7		
(	Arbitration: Comparison of Actions a Appointment of Arbitrat					8		
	Total		-	1.000		30		
Text Book 1. 2. 3.	Civil Engineering Con Edition ,reprinted in2 The Indian Contract A Professional Book I The Arbitration and C Professional Book Pu	009. Act (9 of 1872), 18 Publishers. Conciliation Act,(19	72- Bare Act-	2006 editio	n, ity Confide	dom"		
Reference	Books:							
1. 2. 3. 4.	Arbitration, Conciliati 2004 Edition, reprinte The Workmen_s Com Book Publishers.	on and Alternative d in 2005- Asia La apensation Act, 192 aditions for Domes	e Dispute Reso aw House Publ 23 (8 of 1923)	lution Syste lishers. Bare Act- 2	ems- Dr. S.R. My 005-Professional	meni-		
5. 6.	FIDIC Document(199 Dispute Resolution B	99).	anual-www.dr	bf.org. 30E	dition			

Program:	. ,	Construction Ma	0	Seme		I [CI2602]
Course :						
	Teaching Scheme			Evaluation S	cheme	
Lecture	Hours	Credit	IE 1	IE 2	ETE	Total
2	2	2	20		30	50
Prior Knowled	lge of TQM& MIS at	t UG Level, Aware	eness of Quality	Construction Asp	ects Is Essentia	ıl.
2. To ap 3. To ap 4. To ap Dutcomes: After learning t 1. Under 2. Able t 3. Apply	derstand the need of ply necessary training ply effectively the eig ply Six Sigma tool fo the course, the engine stand and apply the T o use effectively QC ISO principles for effo o apply Six Sigma eff	s for the effective the principles of ISC r TQM in construct ers should be able to QM phylosophy in tools. fective Quality pro-	utilization of reso D for quality proc tion project to: c onstruction	ources cesses in construc		
Detailed Sylla	bus:	000	C.	NU.		
Desc	ription					h
A) De contro Manag implea respon	epts of Quality efinition of quality a ol, Quality Assuranc gement (TQM), Need mentation of quality, ( asibility matrix, monit e cycle of Construction	e (QA/QC). Tota d for TQM in con Quality manual-Co toring for quality-1	l quality contro struction industr ntents, data requi	ol (TQC) and T y. Organization ired, preparation,	Cotal Quality necessary for	7
	ty Control Tools	in project.				
Histog	Histogram, Pareto diagram, Fish-bone diagram, Quality control chart-Testing required for quality control of construction material used in RCC Work- destructive and Non destructive Test (NDT). Statistical Quality Control-Necessity, Benchmarking.					
Purpo proces applyi suppo standa <b>Devel</b>	<b>of ISO 9004- Qualit</b> se of ISO Standards ss for ISO 9001. Cert ing these principles f rt and commitment ards. <b>opment</b> of quality cir ol, 360_ feedback for o	b. Difference betw ification bodies inv or an effective qua necessary for a rcles, quality inspe	een ISO 9001 a volved. Eight Prin ality process in t chieving implen	nciples of ISO-Ba he organization. nentation for qu	asic meaning, Management aality system	7
Defini rating <b>B</b> ) Ap i) RC	<b>xSigma</b> ition of six sigma, evo s, Six sigma training, <b>pplication of SixSigm</b> C Work inbuilding ssessment of overall c	six sigma as an eff <b>a</b>	ective tool in TQ	M.	-	8
Tota						30
<b>Fext Books:</b> 1. Quality Cont 2. Total Engined 3. Total Project <b>Reference Boo</b> 1. International 2. Mantri Hand	trol and Total Quality ering Quality Manage Management – The I	ment – Sunil Sharr ndian Context - P.F fon – ISO 9001 and struction – Mantril	na – Macmillan 1 K.Joy Macmillan I ISO 9004 Publications	India Ltd. India Ltd.		

Progra								
Course	-				: MCI2602C			
	Teaching Scl	neme		Evaluation	on Scheme	_		
Lectur	re Hours	Credit	IE1	IE2	ETE	Total		
2	2	2	20		30	50		
Pre-req	uisite: Statistical N	Mathematics				•		
Objecti	ves:							
cquire pply for elect an planning	a sound knowledge recasting methods d apply appropriation	the course, the engir of principles of Ope / principles of schee te methods / technic l finance through cri	eration Research a luling, sequencing ques in Civil Eng	nd its applica g, maintenanc	e planning for C			
Unit	Description					Duration h		
1.	process. Introduc	ns Research in En- ction to Optimizat ming, Design and traints.	tion Techniques	and their	application in	7		
2.	Linear programming: Formulation of Linear optimization models, Civil engineering applications. Simplex method, special cases in simplex method, Method of Big M, Two phase method, duality, sensitivity analysis.							
3.		Model and its variated odel and its variants.				7		
4.	<ul> <li>(a) Queuing Theor</li> <li>(b) Sequencing ma</li> <li>(c) Replacement m</li> <li>(d) Games Theory</li> </ul>	odel – n jobs throug nodels.	h 2, 3 and M mach	nines.		8		
	Total	•				30		
2. Engir 3 .Engir 4. Opera 5. Quan	ations Research by neering Optimazatio neering Optimizatio ations Research by titative Techniques	on Theory & Practice n—Methods and Ap	plications—Ravin					
<ol> <li>Prince</li> <li>Opera</li> <li>Prince</li> <li>Prince</li> <li>Prince</li> <li>Opera</li> </ol>	ations Management iples of Operations iples of Operation I ation Research – Hi	n Management by F by E.S.Buffa Management by H.I Research – Wagner, ra and Gupta, S.Cha nciples and Practice	M.Wangner Prentice Hall. Ind	&Solberg W	ilov India			

Program:	M. Tech. (Art	tificial Intelligence a	nd Data Science)		Semester : I		
Course :	R Programm	ing			Code :MDS1601	Α	
Teaching	Scheme			Eva	luation Scheme		
Lectur	e Hours	Credit	IE1	IE2	ETE	Total	
2	2	2	20	-	30	50	
Pre-requi	site:				•		
1. Knowle	dge of Statistics i	in Mathematics					
2. Prior Ki	nowledge of any p	programming					
Objective	s:						
	R and R Studio E						
		lata types and control	structures in R				
	face R with other						
		R for Big Data analyt	ics.				
Outcomes							
		e students should be		1.4.4			
		ogramming in terms	of constructs, contro	of stateme	nts, string function	s.	
	ne use of R for Bi	g Data analytics. uning for Text proces	ina				
		ply the R programmi	-	normosti	10		
+. Able to	appreciate and ap	pry the K programmin	0		ve.		
			<b>Detailed Syllabus</b>	:			
Unit	Description						
(	<b>Getting Started w</b>	vith R Programming				7	
<b>1.</b> If	ntroduction to the	e R-Studio, user-inter	face, Basic comma	nds, Data	Structures in R,	/	
r	Reading data into						
	Aatrices, Arrays						
		,Matrix operations ,A					
		ng rows and column				sion 8	
		Dimensional arrays,					
		ponents and values, A	Applying functions	to lists, R	ecursive lists		
	<b>Data Frames</b>	mas Matrix lika ana	rations in frames	Moraina T	)ata Framas Anal	ving	
		mes, Matrix-like ope frames, Factors and '					
		rking with tables, C					
		netic and Boolean of				111 01	
		n values, Environmen					
		ctions, Tools for comp					
Ι	nterfacing						
		ther languages, Para				ized 7	
Ι	inear models, No	on-linear models, Tim		correlation	– Clustering		
			Total			30	
Text Bool							
		ning R – The Statistic					
		rt of R Programming:	A Tour of Statistic	al Softwar	e Design∥, No Star	rch Press,2011	
Reference							
	Lander, -R for E	veryone: Advanced A	analytics and Graph	ıcs∥, Addi	son-Wesley Data &	& Analytics Series,	
2013 2 Dahart	Kasli Tata i s		and the Device Mr.	: C:		. I Due server '	
		ory R: A Beginner's G		ization, St	atistical Analysis a	and Programming	
шк⊪, Ama	azon Digital Sout	h Asia Services Inc,2	015.				

Program	m: M	. Tech. (Artificial	Intelligence and	l Data Science	e) S	emester :	I	
Course		isiness Analytics				Code :	MDS1601	B
Teachiı	ng Schem	e		Evaluation	n Scheme	e		
Leo	ture	Hours	Credit	IE1	IE2	ETE		Total
	2	2	2	20	-	30		50
		Iachine Learning						
2. Data S Objectiv								
<ol> <li>Und</li> <li>Und</li> <li>Und</li> <li>Und</li> <li>Busi</li> </ol>	erstand th erstand th erstand th ness Anal	e different basic co e concept of Proba e practical applica lytics. rent data analytics	bility and its usag tion of Descript	ge in various b	usiness a	pplications.	ts and their u	uses for
Outcome				-				
<ol> <li>Gain</li> <li>Eva</li> <li>To</li> <li>Ana</li> <li>Eva</li> </ol>	ning Knov luating ba perform p lytics.	course, the students wledge of basic con sic concepts of pro- practical application event tools.	ncept / fundament	tals of b <mark>u</mark> sines o <mark>rm prob</mark> abilit	y theoreti	cal distributi		of Business
Unit	o jilao abi	18 100	/				2	Duration
			Desc	ription			81	(Hrs.)
1.	model bui	t <b>ion</b> usiness analytics?, ilding, Deploymen current trends, rol	t, Different types	s of business a				8
2.	Optimizat Non –line predictive	Techniques ion techniques: Li ar programming, F analysis, logistic on to supervised a	Predictive modellie regression, line	ing :- regressio ar discriminat	on, multip e analysi	le linear reg	ression for	8
3.	<b>Probabili</b> Probabilit Probabilit Normal di Concept o	ty Theory & Dist y: Theory of Pro y Theoretical Dis istributions. of Business Analyt Sheet to analyze d	ribution bability, Additio tributions: Conce ics- Meaning typ	on and Multip opt and applic oes and application	lication ation of ation of B	Binomial; Po Business Ana	oisson and	8
4	Data ana	lytics tools	*	•		·		6
4.	Data Visu	alization using Ta			y.			6
			Т	otal				30
		eema Acharya, -Fu	ndamentals of bu	siness analytic	s∥, Wiley	7		

<u> </u>	cam: M. Tech. (Artificia		d Data Scienc		nester :	II		
Cours	ť	ience		Cod	le :	MDS2602A	L	
Teach	ning Scheme		Evaluation	n Scheme	1			
L	ecture Hours	Hours Credit IE1		IE2	ETE	ŗ	Fotal	
	2 2	2	20	-	30		50	
Pre-ree	quisite: 1. Python basics ; 2.S	tatistical and num	nerical methods	3				
Object	ives:							
1.	Apply various Python data s				es of data.			
2.	Explore various steps of dat							
3.	Design applications applyin	0 1		0				
	Use various data visualization	on tools for effect	tive interpretati	ons and ins	ights of da	ta.		
Dutcor								
	earning the course, the student							
1	1		nce processes	and the basi	cs of statis	stics.		
2	1		ogramming.					
3	e		ions.					
4	Perform data analysis and	manipulation.						
Detaile	ed Syllabus:	12/2/3						
Unit	12	Doc	cription		5		Duration	
	1.5 /		cription		C.		(Hrs.)	
	Overview of Python and D					21	6	
1.	Basics of Python including							
	data structures including Str	ing, Array, List,	Tuple, Set, Dic	tionary and	operation	s them		
	Data Science and Python					31		
	Discovering the match betw			- 1-4		TAL		
	Outlining the core compete							
	Understanding the role of programming, Creating the Data Science Pipeline, Preparing the data, Performing exploratory data analysis, Learning from data, Visualizing, Obtaining							
	insights and data products,					, obtaining		
	Introducing Python's Capa					thon's Core		
2	Philosophy, Contributing to						0	
2.	Working with Python, G						9	
	indentation, Working at the	command line of	r in the IDE, P	erforming F	Rapid Prot	otyping and		
	Experimentation, Consider							
	Ecosystem for Data Sci							
	fundamental scientific com							
	Implementing machine lear							
	TensorFlow, Plotting the d HTML documents using Be		ound, Creating	graphs with	I Network	A, Parsing		
	Data Visualization	aaanan Soup.						
	Visualizing Information: St	tarting with a Gr	aph. Defining	the plot. D	rawing m	ultiple lines		
2	and plots, Saving your we						_	
3.	Formatting the axes, Addin						7	
	Using colors, Adding mar							
	Annotating the chart, Creati							
		ng a legenu.						
	Data Wrangling	0 0						
	Wrangling Data: Playing w	vith Scikit-learn,						
	Wrangling Data: Playing w applications for data scie	vith Scikit-learn, ence, Performing	g the Hashing	g Trick, U	sing hash	functions,	÷	
4.	Wrangling Data: Playing w applications for data scie Demonstrating the hashing	vith Scikit-learn, ence, Performing trick, Working w	g the Hashing with determinist	g Trick, U tic selection	sing hash	functions, ring Timing	8	
4.	Wrangling Data: Playing w applications for data scie Demonstrating the hashing and Performance, Benchma	vith Scikit-learn, ence, Performing trick, Working w rkin, with,timeit,	the Hashing with determinist Working with	g Trick, U tic selection the memory	sing hash , Consider y profiler,	functions, ring Timing Running in	8	
4.	Wrangling Data: Playing w applications for data scie Demonstrating the hashing	vith Scikit-learn, ence, Performing trick, Working w rkin, with,timeit,	the Hashing with determinist Working with	g Trick, U tic selection the memory	sing hash , Consider y profiler,	functions, ring Timing Running in	8	

### **Text Book**

- 1. Python for data science for dummies 2nd Edition, John Paul Mueller, Luca Massaron, Wiley
- 2. Programming through Python, M. T. Savaliya, R. K. Maurya, G. M. Magar, STAREDU Solutions
- 3. Pandas for everyone : Python Data Analysis, Daniel Y. Chen, Pearson

#### **Reference Book**

1. Introducing Data Science: Big Data, Machine Learning, and More, Using Python Tools Davy Cielen, Arno D.B. Meysman, Mohamed Ali



Program:	M. Tech. (A	Artificial Intelli	gence & Data Sci	ience)	Ser	nester : II	
Course :	Introduction	on to Neural Ne	etworks		Co	de : MDS2602B	
Teaching So	cheme		Evaluation Sc	heme			
Lecture	Hours	Credit	IE1	IE2		ETE	Total
2	2	2	20	-		30	50
Prerequisite	:	•	1				
I. Linear A							
2. Mathem							
<b>Objectives:</b>							
	•	this course is to	provide the stude	nt with a	basic	understanding of neur	al networks
fundam							
2. Program	n the related al	gorithms and De	esign the required	and relate	ed syst	tems	
Outcomes:							
		he students shou					
		ucture and activ					
		learning mech learning of perc	anisms and state-s	pace con	cepts		
				s and Ba	ck nro	pagation algorithms	
			rks, Regularization				
	the Self Organ		-				
Detailed Syl	lahue						
Unit	labus:		Descriptio	n			Duration
Unit			Description	/II			Hrs
In	troduction to	Neural Networ	ks:				
	Introduction and ANN Structure, Biological neurons and artificial neurons. Model of an						
AN	N. Activation	functions used in	n ANNs. Typical c	lasses of	netwo	ork architectures.	
М	athematical <b>F</b>	oundation					
						vector and matrix	8
						or-correction learning	
		arning, Hebbian	learning. Competi	tive leari	ung.		
	erceptrons	entrons Structur	re and learning of	nercent	rons	Pattern classifier	
			rs, Perceptron as				
			ceptrons.	- F		·····, · ····	7
	-	and Backpropa	-				
Fee	d forward AN	N, Structures of	Multi-layer feed f			ks. Back propagation	
						l approximation with	9
bac	k propagation.	Practical and de	esign issues of bac	k propag	ation I	earning	
	Total						30
Text Books:							
		ificial Neural Sy	stems, Jacek Zurad	da, West	Publis	shing Company	
2. Sime	on Haykin, "Ne	eural Networks:	A comprehensive :	foundatio	on", Se	econd Edition, Pearson	n Education Asi
		ural Networks: A	A classroom approa	ach", Tat	a McC	Graw Hill, 2004	
Reference B		A. Constant of T. J.	and and an D. (1 D	100	c		
			roduction, Raúl Ro earning, Christoph			17	
IOOC Cour	-	i anu machine L	carning, Chiristopi	ICI DISIIC	γp, 20€	, , , , , , , , , , , , , , , , , , , ,	
		art-I, Swavam P	rof. Mitesh M. Kh	apra			
			ving Coursors Ar				

Neural Networks and Deep Learning, Coursera, Andrew Ng
 Deep Learning for Computer Vision, Prof. Vineeth N Balasubramanian

M.Tech (E&TC-VLSI and Embedded System), PCCOE,